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Summary
Over the past decade, the power and energy sector′s dependence on
fossil fuels has dwindled sharply. With proliferating energy demand and
environmental concerns, non-conventional energy sources are foreseen as
eco-friendly alternatives to fossil fuels. Increasing penetration of non-
conventional energy sources also favor localized generation and distribution
and hence the concept of microgrid is being promoted.
Power conditioning units comprising of dc/dc converters are an integral
part of the microgrid architecture. They are cardinal for interfacing the
varying low voltage, non-conventional energy sources such as photo voltaic
(PV) panels and fuel cells to the utility bus with the necessary voltage boost
and regulation. Research on power electronic interfaces is encouraged as
the efficiency and the reliability of the microgrid is greatly dependent on
the power conditioning units. Thus, development of high density dc/dc
converters with high efficiency, simple and reliable architecture is the need
of the hour.
Realizing the need, this thesis aims at adopting the idea of impulse com-
mutation proposed in literature in all possible current-fed converter topolo-
gies. This class of converters termed as impulse commutated current-fed
converters utilize the circuit parasitics for soft-switching and are devoid
of additional auxiliary circuits. They are inherently free from turn-off de-
vice voltage overshoots common in current-fed converters. With attributes
such as soft-switching, natural voltage clamping, simple design and good
performance indices, impulse commutated converters are promising for in-
terfacing applications.
In this thesis, the theory of impulse commutation has been initially
implemented in the conventional single-phase current-fed push-pull topol-
ogy. The performance of the single-phase impulse commutated converter
has been studied elaborately. Following the study, impulse commutated
converters are deemed to be satisfactory for low voltage high current ap-
plications.
ix
The idea has then been extended to a dual-stage current-fed front-end
converter based inverter. The front-end impulse commutated converter
yields the required voltage translation and operates efficiently with zero
current switching and device voltage clamping. Variable frequency modu-
lation ensures a stiff dc link and exercises control over the power transferred
despite variations in the PV/fuel cell voltage.
Finally, for high density power conversion, three-phase topologies namely,
impulse commutated three-phase current-fed current sharing topology, im-
pulse commutated modular three-phase current-fed topology and impulse
commutated three-phase single inductor current-fed topology have been
identified and investigated in detail. The three-phase topologies procure
the merits of impulse commutation in addition to three-phase attributes
such as low device stresses, good transformer utilization etc. The charac-
teristics and performance evaluation of these converters have been reported
for medium and high voltage applications.
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Over the past decades, the percentage emission of greenhouse gases have
skyrocketed posing a serious threat to the environment. Activities involving
fossil fuel combustion accounted for 90% of overall CO2 emission excluding
deforestation and land usage [1]. The escalation in CO2 emissions from
fossil fuel usage over the last 25 years is shown in Fig. 1.1. Out of all
industries, the power and energy sector that is highly dependent on fossil
fuels accounts for 31% of overall emissions [1] as shown in Fig. 1.2. It is
essential to curb the power sectors use of fossil fuels to cut down emissions
and mitigate climate change [2].
The evolution of renewable energy and use of non-conventional energy
sources is viewed as a solution for the energy crisis and climate change
mitigation. The rapid depletion of fossil fuels is also an impetus for the
development in renewable energy technologies [3]. Over the past decade,
the renewable′s share in the power sector has grown seven fold. The global
installed capacity of variable renewable energy (VRE) namely wind and
solar photo voltaic (PV) power increased to 318 and 139 GW, respectively
in 2014.
It has been projected that by 2050, 30% of the global electricity demand
would be met by solar and wind power alone [4]. Moreover, with higher
1.1 Background 2
Fig. 1.1: CO2 emissions from fossil fuel and industry (Global carbon
project).
Fig. 1.2: Percentage of CO2 emissions from various industries (source: Or-
ganization of economic co-operation and development).
penetration of solar power, the share of people who lack access to electricity
has fallen by 10% [5]. With such accelerated penetration of VRE in power
sector, research on renewable energy technologies should be encouraged to
address the challenges involved and to harness it’s full potential [3]. Only
with further technological advances leading to cost reductions and increased
energy efficiency, renewable energy sources will foster clean environment
and meet the energy demands.
1.2 Architecture of Microgrid Powered by Non-Conventional Energy Sources3
1.2 Architecture of Microgrid Powered by
Non-Conventional Energy Sources
The concept of localized distributed generation utilizing non-conventional
energy sources such as solar panels, fuel cells, etc. is gaining significant at-
tention owing to environmental concerns, growing energy demand and ru-
ral electrification [6,7]. It is conceived that the utilization of these sources
could be significantly improved with the advent of microgrids or distributed
energy systems. The liaison between human populations growth and en-
ergy demand can be stated as the one of the major driving forces behind
the idea of microgrid [8]. Like the conventional power systems, microgrids
locally generate [9], distribute and regulate the electricity flow to the con-
sumers but with lower transmission losses and are promising. Unlike the
conventional power grid, which aims at consistent service quality, the mi-
crogrids are designed to tailor the power quality requirements of the end
users. They also ensure that the critical loads always remain protected,
which is an important aspect. Also, these microgrids are built with local
control systems independent of the main grid. This facilitates independent
Fig. 1.3: Architecture of a simple microgrid.
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operation of the microgrid and they can be operated in unison with the
main grid also [7, 10]. When operating in unison with the main grid, they
work as a single controlled entity.
A simple microgrid architecture is shown in Fig. 1.3. Renewable energy
(low voltage) sources [11] inject direct current and have discontinuous and
unsecured output. Given the unpredictable nature of the renewable energy
sources, the use of energy storage systems (ESS) becomes indispensable
[12, 13] as highlighted in Fig. 1.3. Thus, storage is still desired for grid
stability [14] and to overcome intermittency of the renewable sources. The
voltage levels of the sources and the storage systems used are very low [15]
when compared to the DC bus voltage in a microgrid (380 V) [16, 17].
Power electronic converters are hence vital to match the source and load
profiles and safely interface the sources to the utility bus with the required
gain and regulation [18, 19]. The requirements of the interfacing dc/dc
converters are listed below in Section 1.3.
1.3 Requirements of Front-end DC/DC Con-
verters
The criterion to be satisfied by the interfacing dc/dc converters are:
a) High gain: Voltage from fuel cell stacks or PV arrays is generally
less than 100 V. While the dc bus voltage of a microgrid or distributed
energy system is about 380 - 400 V [16,17]. The interfacing converters are
expected to provide the required gain [20,21].
b) Accommodate source variability: The fuel cell and PV voltages
vary with fuel inflow and temperature/solar irradiance, respectively. Hence,
the interfacing dc/dc converter should be able to operate satisfactorily for
wide input voltage variations.
c) Low input current ripple: The lifetime of the fuel cell stack and
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the maximum power point tracking in PV are highly dependent on the
magnitude of the input current ripple [15]. The ripple in the input current
is to be maintained less than 5% to ensure minimum impact on the fuel
cell conditions [22,23] and to allow accurate power tracking in case of PVs.
d) Galvanic isolation: In front-end dc/dc converters, galvanic isola-
tion is preferred to ensure high voltage gain and also to provide electrical
isolation between the source and the utility dc bus for safety reasons [11].
e) Reduced circuit complexity: The converter should be a cost ef-
fective and efficient solution with lower device count and should provide
the flexibility of easy control.
f) Compact and light weight design: Soft-switching permits high
operating frequencies with depreciation in the circuit magnetics and vol-
ume. The device voltages and the electromagnetic interference (EMI)
[24, 25] are mitigated with soft-switching operation. Hence high power
density [26–28], compact, lightweight [29] and highly efficient systems can
be easily realized [30].
g) Range of soft-switching: Soft-switching is generally preferred over
a wide range of source voltage and load variations to ensure satisfactory
performance under all operating conditions.
h) Modularity and scalabilty: Modularity in the circuit design is
preferred as it reduces the manufacturing costs, required maintenance and
increases the converter reliability. Modular topolgies can also be scaled up
to meet high power requirements.
1.4 Survey of Existing Unidirectional DC/DC
Converter Topologies
This Section presents a detailed survey of the unidirectional dc/dc converter
topologies available for fuel cell or PV integration. Based on the type of
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source to which the dc/dc converter is connected, they can be broadly
as: voltage-fed and current-fed converters [31]. Voltage and current-fed
converters can be further classified as resonant and pulse width modulated
(PWM) converters [32]. Survey of the various converter topologies under
each category is given in the Sections to follow.
1.4.1 Voltage-fed PWM Converters
Prior to the introduction of current-fed converters, voltage-fed converters
were studied extensively for most of the practical applications. Based on the
transformer core utilization, voltage-fed converters can be broadly classified
into single-ended and double-ended topologies as shown in Fig. 1.4 [33].
a) Single-ended topologies: The single-ended voltage-fed converters
mainly include flyback and forward converters in which the flux swing is
concentrated in only one quadrant of the BH curve. Flyback converters are
equivalent to buck-boost converters and they essentially store energy in the
magnetizing inductance [34]. This calls for a meticulous design of the fly-
back transformer and limits the operating power range of the converter [35,
36]. Soft-switching in flyback converters to permit high operating frequency
has been discussed in [37–40].
The buck derived forward converter topology has an advantage over
the flyback counterparts in high current applications [41–44]. Better trans-
Fig. 1.4: Classification of voltage-fed converters.
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former utilization and low peak and circulating currents are the benefits
of the forward converter over flyback converters. However, the converter
is not well suited for high voltage outputs owing to the inductor in the
secondary. It can hence be concluded that the circuit configurations of
single-ended topologies limit the operating power to about 250 W [45].
b) Double-ended topologies: Double-ended topologies are attrac-
tive for interfacing applications as they effectively utilize the transformer
core and copper and can be easily scaled up to higher power. The three
conventional double-ended topologies are: full-bridge, half-bridge and push-
pull as shown in Fig. 1.5 [33].
The push-pull topology with only two low side devices and center-
tapped transformer configuration suffers from high copper loss and flux
imbalance issues [46]. At any instant of time only half of the copper of
the center-tapped primary is utilized. The primary devices experience
high voltage stress i.e., 2Vin. Device voltage stresses are comparatively
low (Vin) in half-bridge and full-bridge topologies. However, half-bridge
topologies suffer from high current stresses and unbalance in the split ca-
pacitor voltages. The component count gets doubled in case of full-bridge
topologies [47] but it is modular with low current stress.
All the three basic topologies experience the shoot through current issue
when two switches are ON at any instant. Dead-time between the switching
operations is essential and this limits the duty cycle of operation to 45%.
Also, high circulating currents during the freewheeling interval escalates
the conduction losses in the primary.
For zero voltage switching (ZVS) operation of the basic topologies,
phase-shift modulation [48–68] is generally adopted. Phase-shift modulated
converters permit ZVS operation of the devices utilizing the resonance be-
tween the leakage inductance and the device capacitance. Merits of phase-
shift modulated converters are: ZVS operation, low device stresses, high




Fig. 1.5: Three conventional voltage-fed double-ended converter topologies.
a) Full-bridge, b) half-bridge and c) push-pull.
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efficiency, constant frequency operation etc [67].
High circulating currents, high duty cycle loss and limited soft-switching
range are the major drawbacks [67]. In these converters, ZVS cannot be
ensured for the switches in the lagging leg at light loads. The range of ZVS
operation can be extended by increasing the leakage inductance [48,49,64]
but at the cost of decreasing the power transfer capability. Also, this
approach increases the duty cycle loss, the rectifier diode voltage stress and
conduction losses [64]. Alternatively, reduction in magnetizing inductance
is proposed in [64]. With reduction in magnetizing inductance, increase in
the device current stress is noticed. Incorporating resonant inductors and
saturable reactors to increase the ZVS range of the switches in the lagging
leg has been proposed in [65] and [50, 66], respectively. Alternatively, use
of auxiliary circuits has been advocated to achieve soft-switching in [50–
54]. The auxiliary circuits increase the circuit complexity and degrade the
converter performance. An alternate modulation technique i.e., duty-cycle
shifted PWM has been proposed for a half-bridge converter in [47]. The
proposed technique achieves ZVS of only one of the switches without an
auxiliary circuitry.
Another major problem with voltage-fed converters is the rectifier diode
ringing. The transformer leakage inductance on the secondary rings with
the junction capacitance of the rectifier diodes leading to voltage overshoot
across the rectifier diodes. Snubbers [55], active-clamp circuits [56] and
energy recovery clamp circuits have been proposed in [57–63] to eliminate
the ringing.
From the literature survey, it was identified that voltage-fed converters
offer the following limitations: a) High input current ripple, b) limited
soft-switching range, c) higher transformer turns ratio for high voltage
translations and d) high peak and circulating current through the devices
[69], etc. These limitations significantly reduce the conversion efficiency
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and degrade the performance of the overall system.
1.4.2 Current-fed PWM Converters
Current-fed converters with the input boost inductor overcome the draw-
back of voltage-fed counterparts. In current-fed converters, there is a signif-
icant reduction in the required transformer turns ratio owing to their innate
boost nature [70–72]. The input boost inductor curbs high di/dt and mini-
mizes the input current ripple [73,74]. Fed by a current source, the peak and
circulating currents through the devices are significantly lower [75] when
compared to voltage-fed converters because the input inductor limits them.
The output rectifier diodes operate with zero current switching (ZCS) in
discontinuous conduction mode [76] and hence rectifier diode ringing, re-
verse recovery issues and duty cycle loss etc. are practically absent in these
converters. The absence of large capacitors in the input unlike voltage-fed
converters, make them more reliable.
Comprehensive comparison of current-fed and voltage-fed converters
has been reported in [77] and it can be established that current-fed con-
verters are potentially suitable compared to the voltage-fed counterparts
particularly for low voltage high current applications with high voltage
gain.
Traditionally current-fed converters experience severe voltage overshoot
across the semiconductor devices at turn-off owing to the energy stored in
the leakage inductance [78]. With high voltage overshoots, devices with
high voltage rating (i.e., high Rds,on) are to be used escalating the conduc-
tion losses in the high current side. Several techniques have been reported
in literature to snub the turn-off spike and recycle the energy in the leakage
inductance. They are:
a) Passive and regenerative snubbers: The various passive and ac-
tive snubbers existing in literature are shown in Fig. 1.6. In circuits
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shown in Fig. 1.6 [33], the leakage energy is redirected to the snubber
circuit to prevent it from appearing as a turn-off spike across devices. The
trapped energy, is then dissipated in the resistor in case of dissipative snub-
ber [79, 80] or fed back to the source or load in case of LC [81–83] and
flyback snubbers [84], respectively. Dissipative snubbers (1.6(a)) degrade
the converter efficiency owing to the energy dissipation in the resistor. LC
(1.6(b)) and flyback snubbers (1.6(c)) introduce complexity in converter
design. Moreover, snubber based topologies are generally hard switched
imposing limitations on the frequency of operation.
b) Active-clamp circuits: Active-clamp circuits shown in Fig. 1.7
[33] employ high side devices and a large value high frequency (HF) ca-
pacitor to recycle the leakage energy for ZVS of the semiconductor de-
vices [85–90]. ZVS is achieved at the cost of increased circuit complexity
and reduction in the boost capacity. The range of ZVS operation is lim-
ited and a magnetizing inductance assisted circuit is proposed in [91] to
increase the ZVS range at light loads. Moreover, over utilization of the
auxiliary clamp circuit can be detrimental to the converter performance.
In traditional active-clamp circuit [92], the inductor current through the
switches take a sawtooth shape rather than the preferred rectangular shape
owing to the charging and discharging of the clamp switches. An alternate
active-clamping technique is proposed in [93] to ensure rectangular cur-
rent through the devices. The increase in the magnitude of shape ratio
increases the circuit power losses. Another active-clamp based topology
operating in ZVS was proposed in [94]. The major drawback of the topol-
ogy is the need for additional blocking capacitor in the secondary (besides
the clamp circuit) to ensure volt-sec balance of the transformer. Synthesis
of six active-clamp boost converter topologies is reported in [95] and the
topologies have been studied extensively in [96].
c) Auxiliary circuits: Literature reports use of auxiliary circuits [97]




Fig. 1.6: Current-fed converter with a) dissipative snubber, b) LC snubber
and c) flyback snubber.




Fig. 1.7: Current-fed converter with different configurations of active-clamp
circuit.





Fig. 1.8: Current-fed converter with different configurations of auxiliary
circuits.
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to divert the device current and facilitate ZCS turn-off as shown in Fig.
1.8 [33]. In [98], the quasi resonant path created by the transformer leak-
age inductance and the device capacitance achieves ZCS operation of the
semiconductor devices. However, the topology requires four diodes in series
(Fig. 1.8(b)) with the switches to minimize the circulating current. Zero
current switching current-fed converter with two unidirectional switches
and a resonant capacitor for ZCS a shown in Fig. 1.8(c) is proposed in [99].
A current-fed converter incorporating an additional boost circuit shown in
Fig. 1.8(d) is proposed in [100]. The auxiliary circuit recycles the leakage
energy to the load in this case. Another auxiliary circuit for zero voltage
transition in current-fed converters has been studied in detail in [101]. In
the proposed topology the auxiliary circuit placed in the primary boosts
the effective duty cycle unlike the conventional active-clamp circuits. In
all topologies employing auxiliary circuit for soft-switching , the auxiliary
circuitry introduces circuit complexity and accounts for significant losses
in the converter.
d) Switching control startegies and secondary modulation: Sec-
ondary modulation proposed in [102], clamps the device voltage to the re-
flected load voltage by modulating the active switches in the secondary.
ZCS operation, natural commutation and device voltage clamping are the
highlights of the proposed strategy. The switching control strategy pro-
posed in [102] and [103] has been extended for single and dual inductor
push-pull converter in [104]. Though the aforementioned soft-switching
topologies, offer bidirectionality and eliminate the turn-off spike without
any auxiliary circuit, they are not preferred for unidirectional applications.
The additional active switches in the secondary and their gate driving re-
quirements increase the cost and complexity of the circuit and control for
unidirectional interfacing applications. 180◦ modulated interleaved current-
fed isolated boost converter is proposed in [105]. The proposed circuit
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operates with ZVS and is devoid of clamping and start-up circuits. How-
ever, interleaving increases the component count. A phase-shift modulated
current-fed converter with a quasi switched capacitor network is proposed
in [106]. The proposed converter realizes ZVS of all switches with wide
output power range. A semi dual active bridge employing dual pulse width
modulation and phase shift control for lower conduction losses has been
proposed in [107].
e) Other strategies: A current-fed dual half-bridge converter operat-
ing with ZVS turn-on of primary devices is proposed in [108]. The topology
is simple only with two active devices in the primary. But the dual half-
bridge architecture increases the volume of the magnetics and hence, the
associated losses. A double-ended current-fed push-pull converter capable
of operating between 0 to 100% duty cycle with reduced device stresses
has been proposed in [109]. Current-fed converter topology with a very
low leakage inductance is proposed in [110]. The analytical analysis of the
leakage inductance suggests that the stored energy in the leakage induc-
tance is independent of the turns ratio of the transformer. The feasibility
of device voltage clamping with low transformer leakage inductance and
without any clamp circuit is reported in [110]. The transformer design for
the same has been elaborated.
An interleaved four phase current-fed converter with low device voltage
stresses is proposed in [111]. A new voltage multiplier circuit has been in-
tegrated with the four phase topology to reduce the device voltage stresses.
The conduction losses in the circuit depreciates with current sharing among
the four boost inductors. A full-bridge current-fed resonant converter with
theoretically zero output filter capacitance operating with ZCS is proposed
in [112].
From the survey presented in this Section, it can be inferred that
current-fed converters are superior to voltage-fed converters in particular
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for low voltage high current applications with high voltage gain. How-
ever, they mandate the use of extra devices or circuitry for soft-switching
and voltage clamping. Research has to be focused on introducing simple,
cost effective and efficient current-fed converter topologies with inherent
soft-switching, device commutation, and voltage clamping.
The other major challenges posed by current-fed topologies for such
applications include: a) Designing and optimizing converter parameters to
handle highly intermittent renewable energy sources while ensuring high
conversion efficiency under all operating conditions and b) With regards to
control, current-fed converters have a right half plane (RHP) zero in the
control to output function. The RHP zero makes the system unstable for
small variations in source voltage or load. To stabilize the system and to
ensure smooth operation an inner current control loop is thus mandatory.
Also, linear controllers may not be effective under conditions of high un-
certainty. Hence, non-linear control such as sliding mode control have been
researched widely [113].
1.4.3 Resonant Converters (Voltage-fed and Current-
fed)
Power conversion technologies have evolved from the the basic PWM con-
verters to resonant converters to accommodate the growing demand for
compact, lightweight and efficient systems. Resonant converters incor-
porate resonant tank to create oscillatory voltage/current waveforms and
thereby achieve ZCS or ZVS of the power devices. The classification of
resonant converters presented in [33,114] is shown in Fig. 1.9.
a) Conventional resonant converters: The three basic load reso-
nant converter topologies are the series resonant converter (SRC) [115–119],
parallel resonant converter (PRC) [115,116,120–122] and the series parallel
resonant converter (SPRC) [115, 116, 123–125]. These converters operate
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with either ZVS or ZCS depending upon the ratio of switching to resonant
frequency.
SRCs operate with ZVS when fs/fr > 1 and with ZCS when fs/fr <
1 [119, 126]. ZVS operation is generally preferred as turn-off losses are
more significant in FETs owing to the millers charge. SRCs are simple and
efficient over full load to reduced loads. However, the voltage regulation at
light loads is very poor and the circulating and turn-off currents [127] are
considerably high at high input voltages [116].
Over regulation issue can be resolved by employing PRC operating with
ZVS when fs/fr > 1 [128, 129]. However, the efficiencies at light loads is
generally compromised. In case of PRCs, the load is in parallel with the
resonant capacitor. The circuit sees a small impedance even at no loads
resulting in high circulating currents [129]. Other major drawbacks of PRCs
are: heavy loading forces the converter to operate in the discontinuous
conduction mode [114]. Also, the devices stresses are highly dependent on
the output voltage rather than the load current [116].
SPRCs combine the merits of both SRC and PRC [115]. The circulating
Fig. 1.9: Classification of resonant converters.
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energy is much lower when compared to PRC as the load is in series with
the series resonant tank [124]. Also, the parallel capacitor ensures voltage
regulation at light loads overcoming the major drawback of SRC. Like SRC
and PRC, the operating frequency is far from the resonant frequency at high
input voltages limiting the range of source voltage variations [114, 116].
With wide input range, the switching and conduction losses in the circuit
are on par with PWM converters and this is a major drawback.
b) Quasi resonant converter (QRC): Quasi resonance improves the
switching waveforms of dc/dc converters with significant parasitics [130].
QRCs are generally derived by replacing the power switches in conventional
PWM converters with resonant switches. Thus when the QRC topology is
derived, the parent PWM converter remains unaltered [130]. The resonant
switch current/voltage are forced to oscillate in a quasi sinusoidal manner
to achieve ZCS and ZVS operation. The various QRC topologies with their
merits and limitations can be found in [131,132]. A structural approach for
analyzing the various QRC topologies is described in [133]. Comparison of
QRCs with square-wave converters is illustrated in [134].
The two families of QRC′s i.e., ZCS-QRC and ZVS-QRC is character-
ized by a unique arrangement of resonant components in quasi resonant
switching cell as highlighted in [130,135]. ZVS-QRC and ZCS-QRC elimi-
nate the turn-on and turn-off losses respectively. However, higher peak and
circulating currents and high voltage stresses [136] are unavoidable in both
the configurations. To overcome the drawbacks of the conventional QRCs
such as variable frequency control, high switching stresses and narrow load
range [135], constant frequency QRCs have been proposed in [137–139]. In
constant frequency QRCs, the analysis and control are complicated owing
to the non-linear reactive elements and the auxiliary switches [135].
c) Multiresonant converter (MRC): This class of converters intro-
duced by Tabisz and F.C.Lee [140, 141] combine the positive attributes of
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both ZVS-QRCs and ZCS-QRCs. In MRC′s, the PWM switches are re-
placed by multiresonant switches and all major circuit parasitics including
the diode junction capacitance and the FET′s output capacitance are ab-
sorbed in the resonant tank. The soft-switching operation of the MRC
is explained in [136]. The generalized analysis of MRC for six converter
topologies i.e., buck, boost, buck-boost, cuk, zeta and SEPIC is explained
in [140,142].
MRC′s can operate in the MHz range [142] and can accommodate wide
load range with lower device stresses when compared to the QRC topologies
[140,141,143]. However, the device current and voltage stresses still remain
higher than the conventional PWM converters [136]. A technique to clamp
the device voltages in MRC is proposed in [144]. MRCs are generally
operated with constant-off time, variable frequency control. The frequency
range stretches with wide input voltage and load variations [145]. Hence,
constant frequency operation in MRCs has been discussed in [145–147].
From the above discussion, it′s conclusive that the major drawbacks of
the resonant converter topologies are: a) The performance of the resonant
converters can be optimized only over a single point. This degrades the
converter performance over wide input and load ranges. b) The tank ele-
ments may carry significant circulating currents at no load leading to poor
efficiency. c) The peak values of quasi sinusoidal waveforms are generally
higher than the rectangular waveforms and hence increase in conduction
losses is obvious. d) With variable frequency operation, the range of switch-
ing frequency can be very high at certain scenarios. [114] Owing to these
drawbacks, resonant converters are not ideal choices for low voltage high
current applications with high source variability.
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1.5 Research Problem and Objectives
Low cost, high density, lightweight and high efficiency are the general re-
quirements for low voltage high current converters. It has been a challenge
to design converters that are promising for interfacing different sources
with different operating voltage range. Also, maintaining soft-switching
of semiconductor devices at HF while achieving high efficiency is another
challenge. Taking this into account, the thesis focuses on developing simple
and efficient power electronic converters with wide soft-switching range for
interfacing applications.
From the literature survey in the Section 1.4, it can be inferred that
current-fed converters with their good operational characteristics and out-
put voltage regulation [77] are superior to voltage-fed converters. Hence,
they are potentially suitable for low voltage high current applications and
have been justified for the same. However, the problem with the con-
ventional current-fed architecture is the severe overshoot across devices at
turn-off. Techniques such as use of energy recovery snubbers, active-clamp
circuits, auxiliary circuits etc. reported in literature are presented in Sec-
tion 1.4.2. The aforementioned ideas increase the circuit complexity, the
component count and also degrade the converter performance significantly.
Hence, there is a need to propose a simple, cost-effective and efficient so-
lution to resolve the turn-off spike issue.
To realize this objective, the thesis exploits the idea of impulse commu-
tation proposed by Chen et.al [148] for a current-fed full-bridge (CFFB)
converter for high voltage applications. The proposed commutation tech-
nique utilizes the circuit parasitics like resonant converters and employs
additional HF capacitors to realize the objective. The circuit design is
thus simple, efficient and cost-effective. The impulse commutated CFFB
converter proposed by Chen has been bench marked with 1) active-clamp
based circuit [149] and 2) secondary modulated converter [150] for low volt-
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age high current applications. The circuits have been compared in terms
of simplicity, device voltage and current ratings, soft-switching range etc.
The comparison has been highlighted in Table 1.1.
Drawbacks like high components’ count, high device rms and peak cur-
rents, reduced boost capacity, etc. make the active-clamp circuit quite
unpopular for high gain applications. It is necessary to ensure that D >
0.55 to avoid over-utilization of the clamp circuit. Though turn-on losses
are eliminated using active-clamp circuit, ZVS cannot be ensured down to
20% load. A magnetizing inductance based solution has been proposed
in [151] to overcome this drawback at the expense of increasing the circu-
lating current in the converter. Another drawback of active-clamp circuit is
that the device voltage stresses are highly dependent on the source voltage
Vin and the duty cycle D.
Secondary modulated CFFB and impulse commutated CFFB are com-
parable in terms of device current and voltage ratings, soft-switching range,
etc. Also, secondary modulated converters offer the advantage of bidirec-
tional operation. However, for unidirectional applications, they tend to be
an expensive choice as active switches (and their driving circuits) of high
voltage rating (compared to diodes) are necessary in the secondary. Also,
switches rated at 400 V have high on-state resistance and they contribute
substantially to the overall conduction losses in the circuit reducing the
conversion efficiency.
Based on components’ count, reduced gate driving requirements for sim-
ilar active-clamp counterpart, modularity, simplicity of circuit, low device
rms and peak currents, required transformer turns ratio for the aforemen-
tioned specifications, it can be inferred that impulse commutated converters
are superior to circuits employing active-clamp and secondary modulation.










































































































































































































































































































































































































































































































































































































































































1.6 Thesis Contribution 24
The thesis identifies and studies all the other possible impulse com-
mutated current-fed converter topologies for low voltage high gain appli-
cations. Thus, a new class of impulse commutated current-fed converter
topologies which clamps the device voltages at the reflected output voltage
and operates with ZCS with load and source variations has been introduced
and implemented. The various impulse commutated current-fed topologies
that have been identified, studied and analyzed extensively are:
1. Impulse commutated current-fed single-phase push-pull converter.
2. Impulse commutated current-fed front-end non-isolated converter based
inverter.
3. Impulse commutated current-fed three-phase current-sharing converter.
4. Impulse commutated current-fed three-phase modular converter.
5. Impulse commutated three-phase current-fed single inductor push-
pull converter.
With low input current ripple, direct line current control and reduced
stresses on semiconductor devices, the proposed topologies can serve as effi-
cient power conditioning units for interfacing low voltage dc sources such as
fuel cells, PVs etc to the dc bus in a microgrid. They can also be deployed
for battery sourcing [152], vehicular [153] and high voltage industrial appli-
cations like medical X-ray imaging, radio frequency generation, traveling
wave tubes, lasers, aerospace etc [148].
1.6 Thesis Contribution
The major contribution of the thesis are as follows:
1. The thesis explains the commutation technique proposed in [148] and
implements impulse commutation first in a single-phase current-fed
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push-pull converter. Detailed steady-state analysis is done. It has
been observed that impulse commutation eliminates the turn-off spike
in current-fed converters efficiently without using additional devices
or circuits. The technique is simple and cost-effective. Load adaptive
ZCS and natural voltage clamping (NVC) are inherent to this new
class of converters.
2. In distributed generation systems or microgrids, it is required to con-
vert the variable dc to line frequency ac (with high gain), to feed
the ac loads. For injecting current into the utility grid with low
THD (Total Harmonic Distortion) and high power factor, an impulse
commutated dual-stage inverter has been proposed for grid interface
applications.
3. Three-phase impulse commutated converter topologies: a) Impulse
commutated three-phase current-sharing current-fed three inductor
converter, b) Impulse commutated modular three-phase current-fed
converter and c) Impulse commutated three-phase single inductor
current-fed push-pull converter have been proposed for high power
density interfacing applications incorporating variable dc sources (fuel
cells and PV′s).
1.7 Thesis Outline
The thesis has been organized into seven Chapters to highlight the contri-
butions. The layout is as follows:
1. In Chapter 2, the concept of impulse commutation proposed in [148]
has been explained to resolve the historical problem of turn-voltage
spike across devices in current-fed converters. The idea has then been
applied and implemented on the conventional single-phase push-pull
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converter topology. The steady-state analysis of the impulse commu-
tated converter operating with ZCS has been explained. The formu-
lated converter design is verified using PSIM 9.3.3. Experimentation
on a laboratory prototype rated at 500 W is illustrated to corroborate
the proposed analysis, design and claims.
2. In Chapter 3, an impulse commutated non-isolated current-fed front-
end converter based inverter has been proposed and studied. The
front-end converter with voltage doubler provides high voltage gain
for subsequent inversion. With a well regulated dc link, the topology
is ideal for interfacing, low voltage sources (PV’s, fuel cells) to the
ac grid. Steady-state analysis, design, simulation and experimental
results have been presented. The results affirm ZCS and NVC of the
semiconductor devices.
3. In Chapter 4, impulse commutation proposed in Chapter 2 has been
extended for three-phase current-fed three-inductor (current sharing)
topology. Three-phase architectures with reduced filtering, device
stresses, low conduction losses, etc. are ideal for high power appli-
cations. Impulse commutation in the three-phase topology procures
the merits of load and source voltage adaptive ZCS and NVC of de-
vices on the high current side. Steady-state analysis and design of
the same has been formulated and verified through simulation and
experimentation in the laboratory.
4. In Chapter 5, an impulse commutated modular current-fed three-
phase dc/dc converter has been analyzed and explained. Modularity
in the topology simplifies the design and assembly, and improves the
reliability of the converter. This circuit is easily scalable for high
power applications. Impulse commutation has been applied to clamp
the device voltages without any spikes. ZCS operation and converter
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design has been explained. Experimental results have been demon-
strated to showcase the merits of the converter.
5. Chapter 6 introduces an impulse commutated three-phase single in-
ductor current-fed push-pull converter. The three-phase push-pull
topology can achieve high voltage gain with a single inductor and
reduced device count. Impulse commutation in this topology real-
izes ZCS and NVC of devices without any auxiliary clamp circuit or
snubbers. Steady-state operation and analysis including the govern-
ing equations has been derived. The formulated converter design has
been verified through simulation and real-time testing on a laboratory
prototype rated at 1 kW. The results establish the proposed topology
to be ideal for high power applications.
6. Chapter 7, summarizes and concludes the thesis along with the guide-
lines for future work.
1.8 Concluding remarks
This Chapter presented the requirements and challenges involved in de-
signing power converters for low voltage high current applications involv-
ing renewable and non-conventional energy sources. Detailed literature
survey of the existing converters is reported. It has been concluded that
soft-switching current-fed converters with innate boost nature, short circuit
protection, low input current ripple etc. are ideal candidates for such appli-
cations. The turn-off voltage spike across semiconductor devices in current-
fed converters has been an impediment. From the literature, the idea of
impulse commutation utilizing the circuit parasitics has been adopted to
clamp the device voltages naturally. The technique has been extended
to other possible current-fed converter topologies. The analysis and de-
sign of the identified current-fed converter topologies has been performed
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to develop a resonance impulse during gating signal overlap to result in
soft commutation of devices. The suitability of such impulse commutated
current-fed converters for low high current applications involving variable






In the preceding Chapter, current-fed converters with inherent boost abil-
ity were established to be good candidates for low voltage high current
applications when compared to voltage-fed and PWM resonant converters.
However, the classical problem of severe turn-off voltage spike across semi-
conductor devices in these converters must be solved. Dissipative snubbers
and active-clamp circuits are discussed in literature to partially fix this
issue. Active-clamp circuits resolved the issue at the cost of increased cir-
cuit complexity and reduced boost capacity. Passive snubbing, deteriorated
the performance. This thesis investigates an alternate solution to snub the
turn-off voltage spike across the semiconductor devices called impulse com-
mutation. Impulse commutation proves to be an effective, simple, easy and
efficient means to overcome this traditional issue without compromising on
the converter performance, cost etc.
This chapter, introduces, studies and explains the idea of the the pro-
posed impulse commutation to the readers with the help of a current-fed
push-pull converter topology. Push-pull topology is attractive owing to
only two low side devices with common ground with source simplifying
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gate driving requirements.
The objective of this chapter is to study and analyze impulse commu-
tated push-pull converter with variations in source voltage from 50 to 38
V. The layout of the chapter is as follows: Section 2.2 explains the im-
pulse commutation technique and compares it with the existing techniques
in literature to highlight its merits. Section 2.3 explains the steady-state
operation and mathematical analysis of the proposed converter to achieve
ZCS turn-off and voltage clamping of semiconductor devices with impulse
commutation. Section 2.4 illustrates the converter design with a design
example to achieve the desired attributes for the given specifications. It
helps in determining and selecting component ratings. Following which the
simulation and experimental results together with the characteristic curves
of the converter are presented in Section 2.5 and 2.6 respectively.
2.2 Impulse Commutation
Impulse commutation proposed in [148] is a strategy to introduce a short
resonance impulse by a series inductance and a parallel capacitance in the
circuit for ZCS turn-off of the semiconductor devices. The generalized dia-
gram of an impulse commutated current-fed circuit is shown in Fig. 2.1. In
case of isolated converter topologies, the leakage inductance of the trans-
former and a parallel capacitor connected to the transformer secondary
form the resonant tank. The commutation strategy smoothly transfers the
current from the outgoing to the incoming switch eliminating the turn-
off voltage spike across the outgoing switch. The merits of the proposed
commutation technique are:
• Load adaptive ZCS turn-off of the semiconductor devices
• Device voltages are naturally clamped
• Effective utilization of the transformer parasitics
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Fig. 2.1: Generalized structure of impulse commutated current-fed convert-
ers.
• Reduced circulating current unlike resonant converters
• Reduction in component count and complexity leading to cost saving
The superiority of the proposed commutation strategy over the active-
clamps and passive snubbers is highlighted in Table 2.1. With passive snub-
bers, the devices are hard switched, eventually restricting the frequency of
operation to minimize the switching losses in the converter with increase
in the converter volume. While active-clamping enables soft-switching of
the devices and HF operation, care should to be taken to prevent the over
utilization of the auxiliary clamp circuit which in turn leads to poor perfor-
mance. The gate-drive requirements also increase with the additional high
side floating switches. In addition, the boost capacity of the converter is
also compromised.
As compared to resonant converters that utilize full resonance for soft-
switching of semiconductor devices, in impulse commutated current-fed
converters, the resonance sustains for a very short duration resulting in
much reduced circulating current and it′s contribution to the overall con-
verter voltage gain is limited. Though both require variable frequency
modulation for voltage regulation and soft-switching, the frequency vari-
ations required with load variations are considerably lower in the latter
making the control simpler.




















































































































































































































































































































































































































2.3 Operation and Steady-state Analysis 33
Fig. 2.2: Proposed impulse commutated current-fed push-pull (ICCPP)
converter.
To clearly understand the behaviour of impulse commutated converters,
the following terms have been defined and these will be used throughout
the thesis. They are as follows: a) fs is the device switching frequency,
b) fr is the resonant frequency of the tank circuit, c) fn is defined as the
normalized frequency which is the ratio of fs to fr and d) Zr is the charac-
teristic impedance that is the impedance offered by the tank circuit during
resonance, e) RFL is the full load resistance, f) rn is the normalized load
which is the ratio of the RFL and Zr, g) η is the converter efficiency and h)
n is the turns ratio of the HF transformer.
2.3 Operation and Steady-state Analysis
This Section introduces the readers to the detailed steady-state operation
and analysis of the proposed impulse commutated current-fed push-pull
(ICCPP) converter shown in Fig. 2.2. The following assumptions are
considered to study and understand the analysis of the converter: a) Input
boost inductor Lb is large to maintain a constant current through it. b) All
the semiconductor devices are ideal and lossless. c) Magnetizing inductance
is infinitely large. d) Leakage inductances of the transformer are equal i.e.,
Llk1 = Llk2 = Llk.
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The control of power transferred is achieved by variable frequency mod-
ulation with a constant duty cycle D for input voltage and load variations.
The gating signals for the switches are phase shifted by 180◦ with an overlap
as D is kept greater than 50%.
The analysis has been carried out for the first half cycle and for the
next half cycle these intervals repeat in the same sequence with the other
symmetrical devices conducting. Analytical equations derived facilitate in
determining the values and ratings of components and theoretical converter
performance. The steady-state operating waveforms are shown in Fig. 2.3.
The equivalent circuits depicting the different modes of operation of the
converter are laid out in Fig. 2.4.
2.3.1 Interval 1 (Fig. 2.4(a): t0 < t < t1) - power
transfer
During this interval, switch S2 and diodes D1 and D4 are conducting and
energy is transferred from source to the load. Constant current Iin flows
through Llk2. The voltage across parallel capacitor is clamped at -Vo. The
transformer primary voltage vAB is 2Vo/n. The equations for this interval
are given by





2.3.2 Interval 2 (Fig. 2.4(b): t1 < t < t2) - device
capacitance discharges
At t = t1, the switch S1 is gated-on. The device capacitance C1 discharges
through S1 in a short interval of time.
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Fig. 2.3: Steady-state operating waveforms of the proposed ICCPP con-
verter.









Fig. 2.4: Equivalent circuits representing the different intervals of operation
of the proposed ICCPP converter.
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2.3.3 Interval 3 (Fig. 2.4(c): t2 < t < t3) - power
transfer
The switches S1, S2 and the diodes D1 and D4 are conducting while the
diodes D2 and D3 are blocking the output voltage Vo. Positive voltage
appears across Llk1 and hence, iS1 starts increasing in the positive direction
with the slope of Vo/nLlk, while the current iS2 starts decreasing with the
same slope. The current flowing through the diodes D1 and D4 are also
decreasing. Current through the leakage inductances or switches is given
as




iLlk2(t) = iS2(t) =
−Vo
nLlk2
(t− t2) + Iin (2.4)





The voltage across the primary of the transformer vAB = 0. At the end of
this interval, the current flowing through the leakage inductances are equal
and is given as,




Therefore, the net current flowing through the secondary circuit becomes
zero and the diodes D1 and D4 commutate naturally. The duration of this
interval is given by
T32 = (t3 − t2) = nLlkIin
2Vo
(2.7)
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2.3.4 Interval 4 (Fig. 2.4(d): t3 < t < t4) - resonance
impulse
At t = t3, the resonance between the parallel capacitor Cp and the leakage
inductances Llk1 and Llk2 commences. Thereby, the current flowing through
S2 and S1 decreases and increases respectively in a resonant fashion. The
equations governing this interval are as follows:

























Where, the equivalent inductance, Leq = Llk1 +Llk2 and Cp
′ is the parallel
capacitance reflected on the primary side. The voltage across capacitor Cp
is given by
vCp(t) = −Vocos2pifr(t− t3) (2.12)
At the end of the interval, current iS2 reduces to zero naturally. The dura-
tion of this interval is given by
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2.3.5 Interval 5 (Fig. 2.4(e): t4 < t < t5) - body-diode
conduction
During this interval, switch S2 can be turned-off with ZCS. At t = tx,
the current iLlk1 reaches the maximum Ip and voltage across the parallel
capacitor reaches zero and starts increasing. The pivotal condition for ZCS
to be achieved, i.e., Ip > Iin, is






The duration T53 is given by
T53 = (t5 − t3) = pi − 2pifr(t4 − t3)
2pifr
(2.15)
The resonant period ends with this interval and the current iLlk1 becomes
equal to Iin . Switch S2 is turned-off with ZCS and iDS2 commutates natu-
rally.
2.3.6 Interval 6 (Fig. 2.4(f): t5 < t < t6) - device
capacitance charges
In this mode, switch S2 is turned-off with ZCS and the device capacitance
C2 gets charged from 0 to 2Vo/n.
2.3.7 Interval 7 (Fig. 2.4(g): t6 < t < t7) - charging
of the parallel capacitor
In this mode, switch S1 is conducting and the current iLlk1 becomes equal to
Iin and the parallel capacitor Cp gets charged by the boost inductor current
Iin. The voltage across the primary of the transformer, vAB is -2Vo/n. The
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capacitor voltage is given by
vCp(t) = −Vocos(2pifrT42) + Iin
nCp
(t− t6) (2.16)
At the end of this interval, the parallel capacitor is fully charged to Vo
and vAB = -2Vo/n. The diodes D2 and D3 get forward biased and start
conducting. The duration of this interval is given by
T76 =
C ′pVo(1 + cos(2pifrT53))
nIin
(2.17)
These seven intervals constitute half the switching cycle. Therefore,




In this Section, the design of the proposed converter has been illustrated
for the specifications detailed in Table 2.2. Voltage gain M, ZCS condition
and other expressions are formulated to design the converter and determine
the components′ ratings and select the components.
Table 2.2: Specifications of the proposed ICCPP converter.
Parameters Values
Input voltage Vin 38 to 50 V
Output voltage Vo 380 V
Output power Po 500 W
Converter switching frequency range fs 82 to 200 kHz
2.4 Converter Design 42
2.4.1 Device voltage stresses
The maximum voltage appearing across the primary switches, the rectifier
diodes and the parallel capacitor is given as




VD1 = VD2 = VD3 = VD4 = Vo (2.20)
VCp = Vo (2.21)
2.4.2 Average input current










The minimum and the maximum value of duty cycle required for variable
frequency modulation can be obtained by equating T41 and T51 with the
overlap period (D - 0.5) Ts respectively and is given by























To ensure ZCS, the duty ratio should be selected such that
Dmin ≤ D ≤ Dmax (2.25)
Equation (2.25) should be satisfied for Vin = 38 V and 50 V at rated
power. The converter attains ZCS for the designed input conditions and
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load variations if the selected duty cycle lies within this range.
2.4.4 RMS current in the primary
The rms current through the primary switches and the leakage inductance
is given by












Where, x is the ratio of peak current to input current (x = Ip/Iin). The
rms current through the switch is a function of the normalized frequency
and the ratio of peak to input current.
2.4.5 DC voltage gain




































Fig. 2.5: Plot of the voltage gain vs. normalized frequency.
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Assuming η = 1, the voltage gain of the converter is a function of n and
fn as depicted in Fig. 2.5. In addition, from (2.28), it can be concluded
that the static gain is almost immune to the frequency of operation unlike
conventional resonant converters. This is evident from the fact that the gain
increases nearly by 12% only, even with doubling the switching frequency.
In addition, the resonance impulse does not play a vital role in power
transfer from the source to the load.
2.4.6 Turns ratio of the HF transformer
From Fig. 2.5, it should be noticed that the voltage gain M is a function
of turns ratio of the HF transformer and fn. The turns ratio n has a
pronounced effect on the device voltage and the current stress and hence
the device conduction losses. The converter efficiency primarily depends
on the losses in the switches on the primary side owing to high current.
Therefore, lower conduction losses in the primary circuit should be the
quintessential criteria for selecting the turns ratio n.
Another parameter of paramount importance is duty ratio D. Current-
fed converters allow higher duty ratio to reduce the transformer turns ratio
n for the same voltage gain. But reduction in n increases the switch voltage
as shown in 2.6(a) forcing to employ devices with high on-state resistance
increasing the conduction losses. Also, slight increases in switch rms cur-
rents is evident from Fig. 2.6(b). To limit the peak switch voltage, operat-
ing the converter with higher n and lower D is recommended. However D
cannot be reduced below 0.55, to ensure better utilization of the converter.
This determines, the maximum allowable turns ratio n.
In this design, for n > 6.5, D dropped below 0.55. Hence, the maximum
allowable turns ratio of 1:1:6.5 was chosen to achieve low overall conduction
losses for the given specifications whilst operating with D > 0.55. With
n = 6.5, switch voltage was curtailed to 117 V with rms current of 7.4 A
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(a)
(b)
Fig. 2.6: Plot showing the variation in switch voltage and rms current with
turns ratio n.
through it. Having chosen n, fn can be computed from (2.28) for variations
in the input voltage. For this design example, the switching frequency band
is 82 kHz up to 200 kHz for Vin = 50 V down to 38 V at full load.
2.4.7 Condition for ZCS
The vital condition to be met for ZCS is Ip>Iin. In order to achieve ZCS for
wide input voltage variations, the parameters of the resonant tank should
be diligently designed. This imposes a constraint on the characteristic
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Where, Vin,min is the minimum input voltage. Zr is a critical factor, which
determines the range of ZCS operation with input voltage. Smaller the Zr
wider is the range of ZCS operation and higher is the current stress as the
ratio of Ip/Iin increases. Hence, a trade-off between the range of operation
and the current stress is compulsory for the selection of Zr.
2.4.8 Selection of Zr
The characteristic impedance of the resonant tank determines:
a) The duty cycle (D) available to operate the converter with ZCS at
Vin = 38 V and 50 V, rated power. The chosen D should necessarily satisfy
(2.25) for the extreme operating conditions of Vin = 38 V and 50 V at full
load.
b) The body-diode conduction time and current (i.e., ZCS region). A
good design necessarily curbs the body-diode conduction at rated power.
In this design, for Zr > 5.5, an operating D as described in (a), could not
be achieved. Zr = 5.5, contributed the duty cycle D that met the criteria
in (2.25) for the extreme operating conditions with minimum body-diode
conduction.
At rated power, the range of D and the ZCS region conducive for both
the extreme operating points extends with Zr < 5.5 as shown in Fig. 2.7.
But, increased body-diode conduction cannot be avoided. Moreover, im-
pulse commutated converters are frequency modulated. With constant
D, frequency modulation ensures voltage regulation at all operating condi-
tions. Hence, narrow margin of D, with minimum ZCS region should suffice
for ZCS turn-off.
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(a)
(b)
Fig. 2.7: ZCS region with load for a) Vin = 50 V and b) Vin = 38 V.
Optimal Zr of 5.5, that provided a duty cycle of operation and minimum
ZCS region necessary to affirm ZCS turn-off at Vin = 38 V and 50 V, 500
W was chosen. For Zr = 5.5, Tzcs (overlap period) was computed as 0.85
µs and 0.35 µs for Vin = 50 V and 38 V respectively at rated power. The
computed Tzcs for both the conditions were within the ZCS range as shown
in Fig. 2.7.
2.4.9 Tank circuit parameters
The L and C constituting the resonant tank can hence be computed using
the steps listed in Fig. 2.8, to perpetuate ZCS with variation in source
voltage, from 50 V to 38 V. The values of L and C obtained are 1.53 µH
and 2.4 nF respectively.
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Fig. 2.8: Resonant tank design.
2.4.10 Boost inductor design





Where, ∆Iin is the inductor current ripple. The value of boost inductor
obtained is 49 µH for ∆Iin = 1 A.
2.4.11 Body-diode conduction time
The duration for which the body-diode of the primary switches conduct
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2.5 Simulation results
The operation and theoretical analysis was verified using the software plat-
form PSIM 9.3.3 and the simulation results are presented in this Section.
Results obtained for the extreme operating conditions of Vin = 50 V, full
load and Vin = 38 V, 20% load are illustrated in Figs. 2.9 and 2.10 respec-
tively. Input current Iin with a ripple frequency 2fs is shown in Figs. 2.9(a)
and 2.10(a). Bipolar voltage vAB, clamped to 2Vo/n in either direction is
also shown. vAB reduces to zero during commutation.
The ZCS operation of the primary switch S1 under the above mentioned
conditions is highlighted in Figs. 2.9(b) and 2.10(b). Clearly, ZCS is load
(a)
(b)
Fig. 2.9: Simulation results for Vin = 50 V at 500 W. (a) Input current
Iin and the voltage across the nodes A and B and (b) voltage across and
current through the switch S1.
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(a)
(b)
Fig. 2.10: Simulation results for Vin = 38 V at 100 W. (a) Input current
Iin and the voltage across the nodes A and B and (b) voltage across and
current through the switch S1.
independent and can be also sustained for variations in input voltage from
50 V down to 38 V. Switch voltage vS1 rises only after the body-diode
conduction ceases and is naturally clamped at 2Vo/n. The gating signal
to the switch S1 can be removed during the body-diode conduction. By
enabling the body-diode conduction during commutation, the energy stored
in the leakage inductor is used effectively, thereby snubbing the turn-off
spike and naturally clamping the device voltage.
2.6 Experimental results 51
2.6 Experimental results
In this Section, experimental results of the proposed converter are demon-
strated. The developed laboratory prototype rated at 500 W is shown in
Fig. 2.11. The details of the prototype are listed in Table 2.3. A Xilinx
Spartan-6 field programmable gate array (FPGA) is programmed to gen-
erate the gating signals. Driver IR2181 was used for gate driving circuit.
The leakage inductance of each primary winding is 796.4 nH and 941
nH. Therefore, to meet the design value, external inductors of 0.734 µH
and 0.540 µH, respectively, were connected in series with the transformer
primary windings as given in Table 2.3.
Experimental results for Vin = 50 V at rated load (500 W) operating
at 127 kHz are shown in Fig. 2.12. It should be observed that experimen-
tal results match closely with analytically predicted steady-state operating
Fig. 2.11: Laboratory prototype of the proposed ICCPP converter.
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Table 2.3: Parameters of the laboratory prototype
Components Parameters
Boost Inductors Lb PCV-2-104-10L; 100 µH; 10.1 A
(2 inductors in parallel)
Primary switches S1, S2 IRFB4127PbF; 200 V; 76 A;
Rds,on = 17 mΩ
External Series inductors Llk1, Llk2 TDK5901PC40Z core
0.734 µH and 0.540 µH
External parallel capacitor Cp 2.4 nF,
1 kV ceramic capacitor
HF Transformer TX55/32/18-3E27 ferrite core,
N1 = 4, N2 = 26, leakage inductance
referred to the
primary = 796.4 nH and 941 nH,
parasitic capacitance in the
secondary = 0.18 nF
Input capacitors Cin 4.7 mF, 50 V electrolytic and
0.68 µF, 400 V HF film capacitor
Output capacitors Co 100 µF, 400 V electrolytic and
2.2 µF, 400 V HF film capacitor
Rectifier diodes D1 ∼ D4 IDH05G65C5; 650 V, 5 A, Vf = 1.5 V
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waveforms shown in Fig. 2.3 and the simulation results in Fig. 2.9. It
verifies the proposed steady-state operation and analysis of the ICCPP
converter.
Fig. 2.12(a) shows the input inductors′current waveforms. To meet the
design requirement (Lb = 50 µH that could carry input current of 13.16 A),
two PCV-2-104-10L (100 µH, 10 A) were used and connected in parallel.
Two inductors share equal current (Iin/2) and are in phase. The inductor
current has low ripple and ripple frequency is 2x-switching frequency.
Fig. 2.12(b) shows the gating signal vgs1, switch voltage vds1, and switch
current iS1 waveforms of switch S1. It should be noticed that switch current
iS1 naturally decreases to zero due to resonance and later its body-diode
takes over leading to its ZCS turn-off. The gating signal vgs1 is removed
after switch current iS1 is zero causing its soft-commutation. Device voltage
vds1 rises after iS1 = 0 and vgs1 = 0 causing NVC without overshoot (voltage
spike or ringing) and clamped at 2Vo/n.
Identical behaviour is observed in Fig. 2.12(c) for switch S2 after Ts/2.
These waveforms (Fig. 2.12(b) and 2.12(c)) clearly demonstrate the ex-
pected performance and confirm the proposed claims. Soft-switching of
devices and natural device voltage clamping is obtained.
Fig. 2.12(d) presents the transformer primary voltage vAB and the two
primary currents (leakage inductor currents) iLlk1 and iLlk2. Transformer
voltage is bipolar and is balanced with no dc offset. It is clear that commu-
tation takes place during the overlap period and at this instant the voltage
across the transformer vAB becomes zero. The overlap period varies with
source voltage and is higher at lower input voltage. The two primary
currents are similar to the corresponding switch currents shown in Figs.
2.12(b) and 2.12(c), which is obvious from the circuit (Fig. 2.2) and the
steady-state operating waveforms (Fig. 2.3).
Fig. 2.12(e) shows the secondary side waveforms, i.e., current through
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(d)
(e)
Fig. 2.12: Experimental results for Vin = 50 V at full load (x axis: 2µs/div).
(a) Boost inductor current Iin, (b) gate to source voltage vgs1, drain to
source voltage vds1 and current through switch S1, (c) gate to source voltage
vgs2, drain to source voltage vds2 and current through switch S2, (d) voltage
vAB across transformer primary and current through the leakage inductors
Llk1 and Llk2 and (e) voltage across rectifier diodes D1 and D2 and current
through them.
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and voltage across the rectifier diodes in one leg. Zero-current turn-off of
the diodes should be observed with diode voltage rising to output voltage Vo
smoothly after diode commutation. Use of Silicon Carbide (SiC) Schottky
diodes enabled smooth turn-off with no reverse recovery and ringing.
Experimental results for other conditions of (1) Vin = 50 V, 20% load
(100 W) at fs = 121 kHz, (2) Vin = 38 V, rated load (500 W) at fs = 270
kHz, and (3) Vin = 38 V, 20% load (100 W) at fs = 260 kHz are shown in
Figs. 2.13 to 2.15, respectively.
Fig. 2.13 to Fig. 2.15 demonstrate that within the designed range of
varying voltage and load variation, the devices maintain ZCS turn-off and
voltage is clamped at 2Vo/n as expected. It is clear that the attributes
(a)
(b)
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(c)
(d)
Fig. 2.13: Experimental results for Vin = 50 V at 20% load (x axis:
2µs/div). (a) Gate to source voltage vgs1, drain to source voltage vds1 and
current through switch S1, (b) gate to source voltage vgs2, drain to source
voltage vds2 and current through switch S2, (c) voltage vAB across trans-
former primary and current through leakage inductors Llk1 and Llk2 and (d)
voltage across rectifier diodes D1 and D2 and current through them.
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(a)
(b)
2.6 Experimental results 59
(c)
(d)
Fig. 2.14: Experimental results for Vin = 38 V at full load (x axis: 1µs/div).
(a) Gate to source voltage vgs1, drain to source voltage vds1 and current
through switch S1, (b) gate to source voltage vgs2, drain to source voltage
vds2 and current through switch S2, (c) voltage vAB across transformer pri-
mary and current through leakage inductors Llk1 and Llk2 and (d) voltage
across rectifier diodes D1 and D2 and current through them.
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(a)
(b)
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(c)
(d)
Fig. 2.15: Experimental results for Vin = 38 V at 20% load (x axis:
1µs/div). (a) Gate to source voltage vgs1, drain to source voltage vds1 and
current through switch S1, (b) gate to source voltage vgs2, drain to source
voltage vds2 and current through switch S2, (c) voltage vAB across trans-
former primary and current through leakage inductors Llk1 and Llk2 and (d)
voltage across rectifier diodes D1 and D2 and current through them.
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ZCS and NVC are preserved even under light loads and variable input
voltage. It should be noted that under light load conditions, the ratio of
Ip/Iin is higher than rated load. The deviation observed (practically) in
the normalized frequency fn required to regulate the output voltage with
input voltage variations is shown in Fig. 2.16.
In addition, from the approximate gain equation in (2.28), it′s evident
that the switching frequency and voltage gain is not much sensitive to the
load at fixed source voltage as can be seen in Fig. 2.17. But practically
slight variation in switching frequency with load was required to regulate
the output voltage due to the variations in efficiency. The frequency of
operation with loading is highlighted in Fig. 2.17. Experimentally, L and C
values were also tuned to account for the frequency variations. With input
voltage variation, ZCS and NVC are maintained by varying the device
switching frequency known as frequency modulation. The claimed soft-
switching and natural voltage clamping of devices have been demonstrated
and validated experimentally.
The variation in converter efficiency with load is plotted in Fig. 2.18 for
the two extreme source voltages. The measurements are taken and recorded
on proof-of-concept hardware and therefore, the values can be improved

























Fig. 2.16: Theoretical and practical variations in gain with the normalized
frequency for n = 6.5.
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Fig. 2.17: Required variation in switching frequency theoretically (T) and
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Fig. 2.18: Converter′s efficiency with load for Vin = 50 V and Vin = 38 V.
Fig. 2.19: Percentage loss distribution in the converter for Vin = 50 V and
Vin = 38 V at rated load. (CL − Conduction loss, SL − Switching loss, DL
− Loss in diodes, TL − Loss in HF transformer, BL − Loss in the boost
inductor, LL − Loss in the leakage inductor and OL − Other losses).
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low on-state resistance, paralleling of devices, optimized printed circuit
board (PCB) design and proper packaging etc.
Loss distribution in the converter for 38 V and 50 V input voltages is
shown in Fig. 2.19. At low input voltage, both the current through the pri-
mary circuit and the device switching frequency is high. This incurs more
losses as observed in Fig. 2.19. The converter operates with the highest
efficiency of about 94% for Vin = 50 V, full load. Minimum efficiency of
87% is obtained at Vin = 38V, 20% load (100 W).
2.7 Conclusion
An ICCPP converter has been proposed, studied and analyzed. It main-
tains ZCS for set variations in input voltage and load. In addition, the
device voltage is naturally clamped at reflected output voltage. In addi-
tion, it brings merits of reduction in the peak and the circulating currents
that is desired for low voltage high current applications. Inherently it of-
fers, reduced transformer requirement and built-in short circuit protection.
Detailed steady-state operation, analysis and design have been reported.
Proof-of-concept experimental prototype rated at 500 W has been de-
veloped and tested to validate the claims, proposed operation and analysis.
The proposed converter is suitable for applications that require high volt-
age gain with reduced number of switching devices. It should be noted
that slight difference in the values of the leakage inductances will not con-
siderably affect the performance of the converter. During the resonant
period, the leakage inductances are in series and hence, ZCS operation can








Inverters are indispensable in microgrids or distributed energy systems to
feed the ac loads and to facilitate grid interface. In grid-connected systems
attributes such as payback time and energy yield are highly dependent on
the reliability and the efficiency of the inverter. Single-stage configurations
like centralized inverter, string inverter though are simple and efficient,
cannot provide high voltage boost if required. And hence, necessitate the
use of bulky low frequency transformers as in Fig. 3.1(a).
Voltage gain of up to 10-20x is plausible with dual-stage inverters shown
in Fig. 3.1(b) [154]. Literature reports that compared to single-stage con-
figurations, dual-stage inverters with a front-end dc/dc converter and a
downstream inverter are suitable candidates for applications involving vari-
able dc sources [155,156]. The role of the front-end converters in dual-stage
power inverters are:
(a) The front-end converter converts the variable source voltage into




Fig. 3.1: a) Single-stage inverter and b) dual-stage inverter.
(b) Maintains a well regulated dc link despite source voltage variations
whilst depreciating the size of the dc link capacitor responsible for power
decoupling [159]. Depreciation in dc link capacitance improves the response
of the control system.
(c) They also favor simple and decoupled control. MPPT is realized by
the dc/dc converter while the inverter stage is responsible for the current
injection [160,161].
In previous chapters, use of current-fed converters with their inherent
boost ability and low input filter requirements for low voltage high current
applications has been justified. The potential to provide high gain without
the use of transformers and ensure a stiff dc link with source voltage varia-
tions, absence of diode reverse recovery etc., also qualifies these converters
for front-end applications.
This Chapter, investigates the performance of an impulse commutated
non-isolated current-fed voltage doubler as the front-end of a dual-stage
inverter. Impulse commutation in the front-end resolves the classic issue of
turn-off voltage spikes across the semiconductor devices only using a HF
capacitor. It therefore, meets the aforementioned requirements without
compromising on the efficiency and reliability.
The objective of this Chapter is to study the impulse commutated
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Fig. 3.2: Proposed impulse commutated non-isolated current-fed inverter.
front-end converter and experimentally demonstrate the performance of
the proposed dual-stage inverter. The Chapter is organized as: Section 3.2
explains the steady-state operation and analysis of the front-end dc/dc con-
verter. The converter design is illustrated in Section 3.3. The simulation
results to validate the operation of the front-end converter based inverter
are in Section 3.4. Section 3.5 provides the experimental results obtained
for the front-end converter based inverter and highlights the overall system
performance.
3.2 Operation and Steady-state Analysis
The comprehensive steady-state operation and analysis of the front-end
dc/dc converter has been explained in this Section. To understand the
steady-state operation and analysis of the front-end impulse commutated
current-fed voltage doubler shown in Fig. 3.2, the following assumptions
are made: (1) Input boost inductors are sufficiently large to carry constant
current through them and (2) all semiconductor devices are ideal and loss-
less. Components Ls and Cp constitute the resonant tank responsible for
impulse commutation.
The duty cycle D is fixed at a value above 0.5 while variable frequency
modulation ensures power transfer and load voltage regulation. The steady-
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state operating waveforms and the equivalent circuits illustrating the op-
erating modes are shown in Figs. 3.3 and 3.4, respectively.
3.2.1 Interval 1 (Fig. 3.4(a): t0 < t < t1) - power
transfer
Switch S1 conducts constant current Iin while -Iin/2 flows through the se-
ries inductor. vCp is clamped at –Vdc/2. Switch S2 is OFF and is block-
ing the voltage Vdc/2. Rectifier diode Dr2 transfers source power to load.
Final values: iLs (t1) = -Iin/2, iS1 (t1) = Iin, vCp (t1) = vAB = -Vdc/2.
3.2.2 Interval 2 (Fig. 3.4(b): t1 < t < t2) - device
capacitance discharges
At t = t1, switch S2 is gated-on and it
′s device capacitance discharges
through the switch in a very short interval of time.
3.2.3 Interval 3 (Fig. 3.4(c): t2 < t < t3) - power
transfer
In this interval, switches S1 and S2 are conducting and Dr2 transfers power
to load. The incoming switch current iS2 starts increasing while the current
in the outgoing switch S1 starts falling. Positive voltage Vdc/2 appears












− iLs(t) = Iin − Vdc
2Ls
(t− t2) (3.2)
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Fig. 3.3: Steady-state operating waveforms of the front-end converter.









Fig. 3.4: Equivalent circuits representing the different intervals of operation
of front-end converter.








At the end of the interval, iLs reaches zero and hence the diode Dr2 gets
reverse biased. Final values: iLs (t3) = 0, iS1 (t3) = iS2 (t3) = Iin/2, vAB
(t3) = 0. The duration of this interval is given as
T32 = (t3 − t2) = LsIin
Vdc
(3.4)
3.2.4 Interval 4 (Fig. 3.4(d): t3 < t < t4) - resonance
impulse
Capacitors C1 and C2 constituting the voltage doubler feed the load as
the diodes Dr1 and Dr2 are reverse biased. Thereafter, resonance between
Ls and Cp commences. The energy stored in the tank increases. The
switch currents iS1 and iS2 start decreasing and increasing, respectively in
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Final values: iLs (t4) = Iin/2, iS1 (t4) = 0, iS2 (t4) = Iin. The duration of
this interval is given as






3.2.5 Interval 5 (Fig. 3.4(e): t4 < t < t5) - ZCS
Owing to resonance, current iLs rises above Iin/2. This additional current
flows through the body-diode of S1 leading to ZCS turn-off of switch S1.
At t = tx, iLs reaches its peak value Ip while the voltage across Cp reaches
zero. The necessary condition for ZCS can be formulated as





The switch S1 is turned-off with ZCS during this interval and resonance
ends with iLs approaching Iin/2. Final values: iLs (t5) = Iin/2, iS1 (t5) =
0, iS2 (t5) = Iin. The duration T53 is given as
T53 = (t5 − t3) = pi − 2pifr
2pifr
(3.13)
3.2.6 Interval 6 (Fig. 3.4(f): t5 < t < t6) - device
capacitance charges
During this short interval, the device capacitance CS1 gets charged and the
voltage across it builds up from 0 to Vdc/2.
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3.2.7 Interval 7 (Fig. 3.4(g): t6 < t < t7) - charging
of the parallel capacitor
During this interval, constant current Iin/2 from the boost inductor flows
through Ls and this charges the parallel capacitor Cp. Iin flows through







At the end of this interval, vCp gets clamped at Vdc/2 and the rectifier
diode Dr1 gets forward biased and thus power transfer from source to load
commences again. Final values: iS1 (t7) = 0, iS2 (t7) = Iin, iLs (t7) =
Iin/2, vCp (t7) = Vdc/2 and vAB (t7) = Vdc/2. The duration of this interval
is given as
T76 = (t7 − t6) = Vdc(1 + cos(2pifrT53))Cp
Iin
(3.15)
The intervals repeat in the same sequence with the other symmetrical de-
vices conducting during the next subsequent half cycle. Intervals 1 to 7
cover half of the switching period. Therefore,
T70 = (t7 − t0) = Ts
2
(3.16)
3.3 Front-end Converter Design
This Section illustrates the design of the impulse commutated current-fed
voltage-doubler in the front-end using a design example. The specifications
of the converter under study are listed in the Table 3.1.
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Table 3.1: Specifications of the proposed inverter
Parameters Values
Input voltage Vin 42 to 48 V
DC link voltage Vdc 200 V
Rms value of the output voltage Vo 110 V
Peak output power Po 500 W
Converter switching frequency range fs 50 to 150 kHz
Switching frequency of the inverter 50 kHz
Frequency of the output waveform 50 Hz
3.3.1 Voltage ratings of the components
The voltage stress of the primary switches, the rectifier diodes, the parallel
capacitor and the capacitors constituting the voltage doubler are









VC1 = VC2 = Vdc (3.20)
3.3.2 Converter voltage gain
The DC gain of the converter, which is a function of the normalized load
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The theoretical range of fs for variations in input voltage and load can
be computed from (3.22). For this specific design example this range is
between 50 kHz to 150 kHz for variations in Vin from 48 V down to 42 V.
3.3.3 Duty ratio
Variable frequency modulation controls the power transferred from source
to load at fixed value of duty cycle D. To ensure ZCS with variation in
input voltage, it is mandatory to select D such that
Dmin ≤ D ≤ Dmax (3.23)
Where, Dmin and Dmax can be given as























Equation (3.23), should be satisfied with varying source voltage.
3.3.4 Device current stresses
The rms current through the switches is given by








The rms current flowing through the switches was computed to be 7.36 A
and 8.4 A for Vin = 48 and 42 V under full load conditions. The average
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current through the rectifier diodes can be given as




The average current through the rectifier diodes is equal to the load current.
3.3.5 ZCS Condition
Energy stored in capacitor Cp is responsible for achieving and perpetuating
ZCS with input voltage and load variations. It is imperative to maintain
the stored energy in Cp at a higher value as this circulating energy enables
body-diode conduction resulting in ZCS under all operating conditions. At
the same time, the maximum circulating energy that can be allowed for
ZCS operation has to be limited to minimize the associated conduction
losses. This goal is met by meticulously choosing Zr that limits the peak





where Vin,min is the minimum input voltage. With increase in the range of
input voltage variations the chosen value of Zr should be as small as possible
to perpetuate ZCS. ZCS is ensured with voltage variations at the cost of
increased circulating energy. This energy circulates for considerably a short
duration hence, it does not substantially reduce the converter efficiency
unlike resonant converters.
3.3.6 Selection of Zr
As discussed in the previous Chapter 2, Zr determines the available duty
cycle margin with source voltage variations. Narrow duty cycle margin with
low circulating current is preferred to maintain ZCS. For Zr > 8, D that
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(a)
(b)
Fig. 3.5: ZCS region with load for a) Vin = 48 V and b) Vin = 42 V.
satisfies (3.23) for Vin = 42V and 48 V at rated load could not be achieved.
Zr = 8, ensured a suitable operating D with minimum circulations under all
operating conditions. Therefore, Zr of 8 was chosen as further lower Zr will
increase the conduction losses. The overlap period (Tzcs) was computed to
be 0.46 µs and 0.1518 µs for Vin = 48 V and 42 V, respectively at rated
power. This was well within the ZCS region as shown in Fig. 3.5.
3.3.7 Parameters of the resonant tank
The steps leading to the design of the resonant tank parameters are laid out
in Fig. 3.6. For this design example, Zr was selected as 8 to restrict the peak
current through the switches during overlap to 13.30 A as per (4.22) and
to maintain ZCS between 48 V to 42 V. As per the design considerations,
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Fig. 3.6: Flowchart depicting the resonant tank design.
the computed L and C values are 1.27 µH and 19.9 nF respectively.
3.3.8 Body-diode conduction time
For ZCS operation of the switches, its vital to turn-off the switches during
their respective body-diode conduction. This requires a knowledge of the
body-diode conduction time which is given by (3.13).
3.3.9 Boost inductor design





Where, ∆Iin is the input current ripple. The inductances were computed
to be 400 µH for ∆Iin = 0.4 A.





Fig. 3.7: Simulation results for Vin = 48 V; 500 W. (a) Voltage across
and current through switch S1, (b) voltage across the nodes AB, current
through the series inductor Ls and the parallel capacitor voltage vCp and
(c) voltage appearing across the capacitors constituting the voltage doubler
with the DC link voltage Vdc.
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(a)
(b)
Fig. 3.8: Simulation results for Vin = 42 V at 500 W. (a) Switch currents
iS1 and iS2 and voltage across nodes AB and (b) series inductor current iLs
and voltage across and current through the diode Dr1.
The design of the front-end converter discussed in the previous Section
was verified using the software platform PSIM 9.3.3. And this Section,
illustrates the simulation results obtained for Vin = 48 V and 42 V at full
load. Switch S1 operating at ZCS is shown in Fig. 3.7(a). The gating signal
to the switch is removed during the body-diode conduction leading to ZCS
turn-off of the device following which, the switch voltage VS1 is clamped
to Vdc/2. The energy stored in the series inductor is utilized for the body-
diode conduction leading to ZCS turn-off, thereby eliminating the turn-off
spike which would been severe otherwise. The bipolar voltage VAB with
magnitude Vdc/2 and the series inductor current are shown in Fig. 3.7(b).
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It is evident that the commutation occurs only during the overlap period
and series inductor carries the input current Iin/2 otherwise. Except for the
commutation period the voltage across the parallel capacitor is clamped
to either Vdc/2 or -Vdc/2 as seen in Fig. 3.7(b). The voltage doubler
capacitors with voltage levels Vdc/2 and the DC voltage maintained at 200
V is shown in Fig. 3.7(c).
Similarly, the simulation results for Vin = 42 V at full load are illustrated
in Fig. 3.8. The constant input current Iin through the switches and the
current commutation via resonance from one switch to another during the
overlap period is visible in Fig. 3.8(a). The series inductor current iLs
which forward biases the diode Dr1 when it is positive is shown in Fig.
3.8(b). The diode Dr1 blocks the load voltage Vdc otherwise.
The stability of the front-end converter was also studied for 12% vari-
ation in source voltage (42 - 48 V) using a standard PI controller. The
simple block diagram of the system with voltage control loop is shown in
Fig. 3.9. The PI controller parameters were tuned for settling time of
10 ms. The variations in converter output voltage, switch voltage, output
current and input current with step changes in input voltage are shown in
Fig. 3.10.
It is evident that the converter can seamlessly accommodate source volt-
age variations. Frequency modulation regulates the output voltage at 200
V (Fig. 3.10(b)) under all operating conditions with negligible overshoot
and undershoot (less than 1.5 times). Also, the bipolar voltage VAB across
Fig. 3.9: Block diagram of the system with voltage control loop.
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(a)
(b)
Fig. 3.10: Stability analysis of front-end current-fed converter with input
voltage variations at rated load. (a) Variations in input voltage Vin, input
current Iin, frequency and (b) variations in voltage across the nodes AB,
output voltage Vdc and output current IRL.
the nodes AB denotes that the primary switch voltage, remains well within
limits (Vdc/2) without any voltage spike. Hence, the primary switches
do not experience stresses during transition and continues safe operation
without damage and therefore, without interruption or failure in converter
operation.
The small signal analysis, closed loop controller design, and the stability
analysis are not the main focus of the thesis. It focuses and investigates on
steady-state analysis and design of the converters along with verification
and implementation of impulse commutation concept to various current-
fed topologies. However, closed loop operation of the converter has been
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demonstrated to justify the claims of seamless operation with source voltage
variations. The closed loop operation has been studied for 12% variation in
Vin as per the design specifications. The controller can be easily designed to
accommodate higher variations following the standard PI controller design.
3.5 Experimental results
The laboratory prototype of the dual-stage inverter, i.e., proposed non-
isolated current-fed voltage doubler followed by full-bridge inverter, rated
at 500 W is shown in Fig. 3.11. The details of the prototype are given
in Table. 3.2. Gating signals for the switches were generated using Altera
DE0 Nano. Fig. 3.12 presents the experimental results for Vin = 48 V at
500 W. Input current and current in the two boost inductors are shown in
Fig. 3.12(a). Input current is quite stiff dc. The current in the inductors
are 180◦ phase-shifted with low ripple. Input filter requirements depreciates
because the ripple frequency is 2fs.
Impulse commutation enabling ZCS turn-off of switch S2 is shown in
Fig. 3.12(b). The following can be inferred: (1) Negative portion of iS2
indicates the anti-parallel body-diode conduction and (2) voltage across the
Fig. 3.11: Experimental setup of proposed two-stage inverter.
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Table 3.2: Parameters of the laboratory prototype
Components Parameters
Boost Inductors L1, L2 MPP powder Core CS468125;
51 turns; 476 µH;
Converter switches S1, S2 IPP110N20N3; 200 V; 88A;
Rds,on = 10.7 mΩ
Series inductor Ls TDK RM14 PC40Z core,
Ls = 1.19 µH
Parallel capacitor Cp 21.2 nF,
1000 V ceramic capacitor
Input capacitor Cin 4.7 mF, 50 V electrolytic and
2.2 µF, 400 V HF film capacitor
Output capacitors C1, C2 100 µF, 400 V electrolytic and
2.2 µF, 400 V HF film capacitor
Rectifier diodes Dr1, Dr2 STTH30R04; 400 V; 30 A;
VF = 0.97 V
Inverter switches S3 to S6 IPP60R125CP, 600 V, CoolMos
Output filter inductor Lf T300-40 MPP Powder core
Number of turns N = 285, Lf = 5.5 mH
Output filter capacitor Cf 0.47 µF, 1000 V, HF film capacitor
switch vds2 rises after the body-diode commutates. The gating signal for S2
is removed during the body-diode conduction. Overall, S2 turns-off with
ZCS eliminating the turn-off spike. Additionally, it should be observed
that switch voltage vds2 is clamped naturally at Vdc/2. Commutation of S1
takes place after 180◦.
Bipolar voltage VAB with magnitude Vdc/2 is shown in Fig. 3.12(c). Se-
ries inductor current iLs and the parallel capacitor voltage vCp are shown.
It is evident that the commutation occurs during the overlap period (vAB
= 0). The capacitor voltage vCp also gets clamped to Vdc/2 once the com-
mutation ends.
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During the overlap period, the resonance causes the current to rise above
boost inductor current value Iin/2. The additional current flows through
the anti-parallel body-diode assisting in ZCS turn-off of the switches.
During the overlap period no power is transferred to the load. Once iLs
becomes constant following resonance and after vCp gets clamped to Vdc/2,
the rectifier diode Dr1 gets forward biased supplying power to the load. The
current through the rectifier diode Dr1 and the voltage across it is shown in
Fig. 3.12(d). This further affirms the ZCS operation of the rectifier diodes.
Fig. 3.12(d) also emphasizes the fact that the rectifier diodes commutate
with ZCS and the loss due to reverse recovery and ringing gets eliminated.
Secondary snubbers are not required due to the aforementioned reason.
The rectifier diodes block the dc link voltage Vdc.
The same explanation holds good for the other operating condition
depicted in Fig. 3.13 for output power of 100 W at Vin = 48 V. Similar,
waveforms are observed at Vin = 42 V at output power of 500 W and 100
W in Fig. 3.14 and Fig. 3.15, respectively.
It should be noted that the peak current flowing through the series in-
ductor Ls is the same under all operating conditions (Vdc/2Zr) while the
ratio of the peak to the constant current (Iin/2) changes with the load and
input voltage variations. Current (ILs,peak - Iin/2) will be the maximum cur-
rent flowing through the body-diode of the switches and with higher input
voltage this circulating current decreases. Hence, to perpetuate ZCS with
change in input voltage, it is necessary to choose Zr diligently such that
ILs,peak gets minimized and at the same time sufficient circulating current
is available to allow body-diode conduction at lower source voltages. The
experimental results sighted above match closely with the steady-state op-
erating waveforms shown in Fig. 3.3 and the simulation results discussed
in the previous Section. The additional current aided by capacitor Cp cir-
culates only during the overlap period, i.e., resonance duration. It does not
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(c)
(d)
Fig. 3.12: Experimental results for Vin = 48 V, 500 W (full load): (a)
Input current Iin and boost inductor currents iL1 and iL2 (2 A/ div; 10
µs/div), (b) gate-source voltage vgs2 (20 V/div, 5 µs/div), drain-source
voltage vds2 (200 V/div, 5 µs/div) and current through switch S2 (20 A/div,
5 µs/div), (c) voltage across AB (200 V/div, 5 µs/div), voltage across the
parallel capacitor Cp (200 V/div, 5 µs/div) and current iLs through the
series inductor (20 A/div, 5 µs/div) and (d) rectifier diode voltages vDr1
and vDr2 (200 V/div, 5 µs/div) and series inductor current iLs (20 A/div,
5 µs/div).




Fig. 3.13: Experimental results for Vin = 48 V, 100 W (20% load): (a)
gate-source voltage vgs2 (20 V/div, 5 µs/div), drain-source voltage vds2 (200
V/div, 5 µs/div) and current through switch S2 (20 A/div, 5 µs/div), (b)
voltage across AB (200 V/div, 5 µs/div), voltage across the parallel capac-
itor Cp (200 V/div, 5 µs/div) and current iLs through the series inductor
(20 A/div, 5 µs/div) and (c) rectifier diode voltages vDr1 and vDr2 (200
V/div, 5 µs/div) and inductor current iLs (20 A/div, 5 µs/div).




Fig. 3.14: Experimental results for Vin = 42 V, 500 W (full load): (a) gate-
source voltage vgs2 (20 V/div, 2 µs/div), drain-source voltage vds2 (200
V/div, 2 µs/div) and current through switch S2 (20 A/div, 2 µs/div), (b)
voltage across AB (200 V/div, 2 µs/div), voltage across the parallel capac-
itor Cp (200 V/div, 2 µs/div) and current iLs through the series inductor
(20 A/div, 2 µs/div) and (c) rectifier diode voltages vDr1 (200 V/div, 2
µs/div) and diode current iDr1 (20 A/div, 2 µs/div).




Fig. 3.15: Experimental results for Vin = 42 V, 100 W (20% load): (a)
Input current Iin (10 A/ div; 5 µs/div) and boost inductor currents iL1 and
iL2 (2 A/ div; 5 µs/div), (b) gate-source voltage vgs2 (20 V/div, 2 µs/div),
drain-source voltage vds2 (200 V/div, 2 µs/div) and current through switch
S2 (20 A/div, 2 µs/div) and (c) voltage across AB (200 V/div, 2 µs/div),
voltage across the parallel capacitor Cp (200 V/div, 2 µs/div) and current
iLs through the series inductor (20 A/div, 2 µs/div).

























Fig. 3.16: Theoretical and practical gain curve.
substantially increase the rms current through the devices. This minimizes
the conduction losses in the circuit. The voltage doubler circuit on the
secondary offers 2x voltage gain and the rest is obtained from the boost
converter.
Losses due to the rectifier diode have been eliminated because of the
incorporated voltage doubler circuit. This has a significant impact on con-
verter efficiency. The frequency range in practice with variation in input
voltage Vin is between 50 kHz to 170 kHz at full load condition. The fre-
quency variation is less sensitive to the load variations from full load down
to 20% load. The theoretical gain curve obtained from (3.22) and the de-
viation in gain curve in experimentation is laid down in Fig. 3.16. Slight
variations in the gain curve is observed due to circuit mismatches when
compared to the ideal conditions assumed in the converter analysis and
design.
Experimental results for next stage full-bridge inverter are shown in Fig.
3.17. The gating signals and the voltage across the switches S4 and S5 in
one leg in the circuit is shown in Fig. 3.17(a) and Fig. 3.17(b) respectively.
It is clear that the pair of bottom switches S4 and S6 are operated at line
frequency minimizing the switching losses. The top switches are operated
at high frequency (50 kHz). The load current and the load voltage at 500




Fig. 3.17: Experimental results from the inverter circuit at 500 W (x-axis:
5 ms/div): (a) Gate to source voltage vgs5 (20 V/ div) and drain to source
voltage vds5 (200 V/ div), (b) gate to source voltage vgs4 (20 V/ div) and
drain to source voltage vds4 (200 V/ div) (c) load voltage Vo (500 V/ div)
and load current Io (20 A/ div) at 500 W.
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Fig. 3.18: Efficiency curve of dc/dc converter with source voltage and load
variations.
Fig. 3.19: Loss distrubution in dc/dc converter at 500 W for Vin = 48 V.
W are shown in Fig. 3.17(c). The LC filter (Lf and Cf) at the output stage
and the line frequency modulation reduces the distortion in the output
voltage and current waveforms as observed in Fig. 3.17(c) favoring the use
of the proposed two-stage inverter.
Full load efficiency of the impulse commutated current-fed voltage dou-
bler is about 96.3% for Vin = 48 V and about 96% for Vin = 42 V, respec-
tively. While the efficiency at 20% load gets maintained at 91.2% and 89%
for Vin = 48 V and Vin = 42 V, respectively. The rated efficiency of the
overall two-stage inverter is obtained as 93.4%. The efficiency curve of the
front-end converter with the variability of the source is shown in Fig. 3.18.
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Loss distribution in the current-fed voltage doubler at rated power of 500
W for Vin = 48 V is shown in Fig. 3.19. The converter demonstrates high
efficiency with input variations that is obvious in PV and fuel cells. The
proposed inverter is also suitable for micro inverter applications.
3.6 Conclusion
In this Chapter, a dual stage non-isolated inverter with front-end current-
fed interleaved voltage doubler is proposed for low voltage high current
applications. With impulse commutation ZCS and device voltage clamp-
ing become inherent and load adaptive. The current sharing half-bridge
topology with voltage doubler ensures the required gain with minimum
conduction losses. A stiff dc link can be easily established with variable
frequency modulation. Also, frequency variations is less sensitive to load
facilitating simpler control. Elimination of turn-off losses and reduction
in conduction losses owing to current sharing and low circulating currents
promise highly efficient power conversion. Overall efficiency and THD of
the dual-stage inverter improves further as two switches in the full-bridge
inverter operate at line frequency. Therefore, reduction in payback time
with increased energy yield can be guaranteed.
Comprehensive analysis has been presented together with the experi-
mental results to verify the proposed design and demonstrate the perfor-
mance of the inverter. Results obtained from the experimental prototype
affirm the claims of high efficiency, load adaptive ZCS, high voltage gain
and good output voltage regulation with source variations. The proposed





Converter - Current Sharing
Topology
4.1 Introduction
Designing high power processing converters with good performance indices
is a challenge for single-phase converters. The escalation of the compo-
nent stresses with increasing power levels in single-phase converters of-
fered a major setback [162]. To alleviate the component stresses at high
power, interleaving of converters [163–166], paralleling of semiconductor
devices [167] and paralleling of phases [168] were recommended. These
strategies increase the overall cost, complexity and redundancy of the sys-
tem mandating sincere considerations on the thermal design and the control
circuits.
An alternative proposed by Ziogas [169], recommended the use of three-
phase power conversion for high power density applications. Notable fea-
tures of the three-phase systems are: a) High power processing capability,
b) Effective utilization of transformer core and copper [170], c) Reduced
filtering requirements in input/output [171], d) Fall in device conduction
4.1 Introduction 97
losses and heat sink requirements owing to current sharing, e) Low peak
and circulating currents through components and f) Depreciation in size
of the reactive components with increase in their HF component seen by
them [172]. Devaluation in circuit magnetics, better transformer utilization
and low device stresses resulted in highly efficient, compact, lightweight and
cost-effective high power systems.
To exemplify the use of three-phase circuits in high power applications,
this chapter introduces an impulse commutated current-fed three-phase
three-inductor topology. Current-sharing three inductor topology reduces
the current stresses on the semiconductor devices on the high current side
improving the converter efficiency. Gate driving and control requirements
are simpler owing to devices with common ground with supply. With high
efficiency, less component count, less gate drive requirements and single
device commutation, the proposed topology is a potential candidate for
high power applications. The objectives of the chapter are to study the
operation and analyze the proposed topology and to assess its performance
with load and source voltage variations.
With the aforementioned objectives, this Chapter has been organized
as follows: Section 4.2 elaborates the steady-state operation and analysis of
the proposed converter. Converter design is explained in Section 4.3 with
a design example for given specifications. The design and the theoretical
analysis are verified through simulation reported in Section 4.4. Converter
performance has been validated using a proof-of-concept laboratory pro-
totype reported in Section 4.5. Performance attributes such as efficiency
curves and loss distribution are discussed.
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Fig. 4.1: Proposed impulse commutated current-fed three-phase current-
sharing topology.
4.2 Steady-state Operation and Analysis
Proposed impulse commutated three-phase current sharing topology is shown
in Fig. 4.1. Detailed steady-state operation and analysis of the proposed
converter is studied in this Section. The leakage inductances (Ls1, Ls2 and
Ls3) and the parallel HF capacitances (Cp1, Cp2 and Cp3) constitute the
resonant tank, which lead to impulse commutation of the semiconductor
devices.
The following assumptions are made to simplify and understand this
study: (a) The boost inductors (L1, L2 and L3) are large enough to maintain
constant current through them, (b) All semiconductor devices are ideal and
lossless, (c) The magnetizing inductances of the HF transformers are very
large and (d) The leakage inductances of the HF transformers and the
parasitic capacitance between any two phases are equal, i.e., Ls1 = Ls2 =
Ls3 = Ls and Cp1 = Cp2 = Cp3 = Cp.
The gating signals to the switches are phase-shifted by 120◦ with an
overlap determined by the duty cycle D. Similar to the single-phase im-
pulse commutated circuits discussed in the previous chapters, the commu-
tation occurs during the overlap period. Variable frequency modulation is
implemented to control the power transfer and regulate load voltage. The
steady-state operating waveforms of the proposed converter and the equiv-
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alent circuits representing the different intervals of operation are shown in
Figs. 4.2 and 4.3, respectively. The analysis has been conducted for one-
third of the HF cycle and for the rest of the cycle, the intervals repeat in
the same sequence with other symmetrical devices conducting. Analytical
equations obtained from the analysis help in determining the component
ratings and to gauge the performance of the converter theoretically.
4.2.1 Interval 1 (Fig. 4.3(a): t0 < t < t1) - power
transfer
In this interval, the primary switch S3 is conducting; the input current Iin.
Therefore, the boost inductor L3 is storing energy. Power is transferred to
the load through the rectifier diodes Db1, Db2 and Db3. Final values: iS1
(t1) = iS2 (t1) = 0, iS3 (t1) = Iin, iLs1 (t1) = iLs2 (t1) = Iin/ 3, iLs3(t1) =
-2Iin/3, vCp1 (t1) = 0, vCp2 (t1) = Vo and vCp3 (t1) = -Vo.
4.2.2 Interval 2 (Fig. 4.3(b): t1 < t < t2) - device
capacitance discharges
At t = t1, the switch S1 is gated-on. Hence, the corresponding device
capacitance CS1 charged at Vo/n discharges through the switch in a very
short interval of time.
4.2.3 Interval 3 (Fig. 4.3(c): t2 < t < t3) - power
transfer
With the switches S1 and S3 conducting, power is transferred to the load
through the rectifier diodes Db1, Db2 and Db3. The current through the
switches S1 and S3 increase and decrease, respectively. The phase C and
A currents iLs3 and iLs1 start increasing and decreasing, respectively with
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Fig. 4.2: Steady-state operating waveforms of the proposed three-phase
converter.












Fig. 4.3: Equivalent circuits representing the different intervals of operation
of the proposed three-phase converter.
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iS3(t) = Iin − Vo
2nLs
(t− t2) (4.4)
During this interval, the parallel capacitor voltages vCp1, vCp2 and vCp3
are 0, Vo and -Vo, respectively. At the end of the interval the rectifier diode
Db1 turns-off softly. Final values: iLs1 (t3) = 0, iLs2 (t3) = Iin/3, iLs3 (t3)
= -Iin/3, iS1 (t3) = Iin/3, iS2 (t3) = 0 and iS3 (t3) = 2Iin/3. The duration
of this interval is given as
T32 = (t3 − t2) = 2nIinLs
3Vo
(4.5)
4.2.4 Interval 4 (Fig. 4.3(d): t3 < t < t4) - resonance
impulse
At t = t3, iLs1 reaches zero and the rectifier diode Db1 gets reverse biased.
The resonance between the series inductors (Ls1 and Ls3) and the parallel
capacitor (Cp3) commences. The current through the switches S1 and S3
continues to increase and decrease, respectively in a resonant fashion. The














Where, Leq = Ls1 + Ls3 and Cp
′ is the parallel capacitance reflected to the
primary. The series inductor currents and the switch currents are given as






















Final values: iLs1 (t4) = -Iin/6, iLs2 (t4) = Iin/3, iLs3 (t4) = -Iin/6, iS1 (t4)
= Iin/2 and iS3 (t4) = Iin/2.
4.2.5 Interval 5 (Fig. 4.3(d): t4 < t < t5) - resonance
impulse
During this interval, the current through the switches S1 and S3 continues to
increase and decrease, respectively in resonant fashion. The series inductor
currents and the switch currents are given as
























At the end of the interval, iLs3 becomes zero. Final values: iLs1 (t5) =
-Iin/3, iLs2 (t5) = Iin/3, iLs3 (t5) = 0, iS3 (t5) = Iin/3 and iS1 (t5) = 2Iin/3.
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The interval duration can be given as






4.2.6 Interval 6 (Fig. 4.3(e): t5 < t < t6) - resonance
impulse
During this interval, phase C current iLs3 increases beyond zero while phase
A current iLs1 continues to increase in the negative direction in a resonant























At the end of the interval, iLs3 reaches Iin/3 and the rectifier diodes
Db2 and Db3 get reverse biased. Final values: iLs3 (t6) = Iin/3, iLs1 (t6) =
-2Iin/3, iS3 (t6) = 0 and iS1 (t6) = Iin. The duration of the interval is






4.2.7 Interval 7 (Fig. 4.3(f): t6 < t < t7) - body-diode
conduction
During this interval, phase C current iLs3 increases beyond Iin/3. This
current flows through the body-diode of the switch S3 enabling its ZCS
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turn-off. The condition for ZCS is given as





Rectifier diodes are reverse biased and the output capacitor transfers
power to the load. The series inductor current, iLs3 reaches the peak value
Ip. Voltage across the capacitor Cp1 gets clamped at -Vo as the rectifier
diode Db3 and Db4 are forward biased. Final values: iLs3 (t7) = Ip, vCp1
(t7) = -Vo.
4.2.8 Interval 8 (Fig. 4.3(g): t7 < t < t8) - ZCS turn-
off
The body-diode of switch S3 continues to conduct during this interval and
the switch S3 is turned-off with ZCS. The switch S1 and the bridge rectifier
diodes Db3 and Db4 continue to conduct through the rest of the interval.
The duration of this interval can be given as
T86 = (t8 − t6) = pi − 2pifr(T65 + T53)
2pifr
(4.23)
4.2.9 Interval 9 (Fig. 4.3(h): t8 < t < t9) - device
capacitance charges
In this mode, switch S3 has been turned-off with ZCS and the device ca-
pacitance CS3 gets charged and switch voltage builds up to Vo/n.
4.2.10 Interval 10 (Fig. 4.3(i): t9 < t < t10) - charging
and discharging of parallel capacitors
In this interval, charging and discharging of the parallel capacitors takes
place. Constant current -2Iin/3, Iin/3 and Iin/3 flows through the series
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inductors Ls1, Ls2 and Ls3, respectively. Input current Iin flows through the
switch S1. At the end of the interval, the bridge rectifier diode Db5 gets
forward biased as the voltage across the parallel capacitor Cp3 gets clamped
at Vo. Final values: vCp1 (t10) = -Vo, vCp2 (t10) = 0, vCp3 (t10) = Vo, iS1
(t10) = Iin, iLs1 (t10) = -2Iin/3, iLs2 (t10) = iLs3 (t10) = Iin/3. The duration
of this interval is given as




The duration of the ten intervals from t0 to t10 is one-third of the switching
cycle.
T100 = (t10 − t0) = Ts
3
(4.25)
It should be noted that the current through rectifier diodes Db1, Db3
and Db5 are symmetrical over an entire HF cycle. The intervals (4.2.2 and
4.2.9) representing the charging and discharging of the device capacitances
can be neglected whilst formulating the design equations.
4.3 Converter Design
This Section oversees the formulation of the design equations for the pro-
posed three-phase three-inductor topology. A design example for the spec-
ifications shown in Table 4.1 has been illustrated in this Section.
Table 4.1: Specifications of the proposed three-phase converter
Parameters Values
Input voltage Vin 42 to 48 V
Output voltage Vo 380 V
Output power Po 1 kW
Switching frequency band fs 75 to 87 kHz
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4.3.1 Voltage ratings of the semiconductor devices
The voltage appearing across the primary switches is restricted to a maxi-
mum value Vo/n.
VS1 ∼ VS3 = Vo
n
(4.26)
The voltage across the rectifier diodes and the parallel capacitors is clamped
at Vo.
VDb1 ∼ VDb6 = Vo (4.27)
VCp1 ∼ VCp3 = Vo (4.28)
4.3.2 Duty ratio
The primary switches should be turned-off with ZCS i.e., after the switch
current becomes zero and before the body-diode conduction ends. This
defines the minimum and the maximum value of duty cycle available to
operate the converter with ZCS. The minimum and maximum duty cycle
values are given by



































To ensure ZCS, the duty ratio selected should necessarily lie within this
range for the extreme source voltages.
4.3.3 DC voltage gain
























Fig. 4.4: Plot of the voltage gain vs. normalized frequency.
The equation has been approximated for Ip/(Iin/3) > 1.5. Fig. 4.4
depicts the variation of the DC voltage gain with n and the fn.
4.3.4 RMS current through the switches
The rms current through the primary switches operating with a duty cycle
D can be approximated and is given as




+ fs(DTs − 1
fr
) (4.32)
4.3.5 Turns ratio of the HF transformer
The turns ratio of the HF transformer is selected with an objective of
minimizing the conduction losses in semiconductor devices on the primary
side. It dictates the voltage stresses on the switches (Vo/n) and in turn the
conduction losses and also the range of fs with input voltage variation. The
switch voltage and the range of fs for different turns ratio are tabulated in
Table 4.2.
From Table 4.2, it can be inferred that if the turns ratio value is selected
to be 2, then devices with higher voltage ratings having higher on-state
resistance have to be employed increasing the conduction losses. While the
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Table 4.2: Variation in circuit parameters with turns ratio
Turns, n Switch voltage (V) fs (kHz)
2 190 75 - 80
3 126.7 75 - 87
4 95 75 - 120.5
switching losses and the transformer core losses increase at n = 4 because
the range of fs is high.
A trade-off between the various losses is mandatory to decide on the
value of turns ratio. Thus, for the given specifications, optimal turns ratio
of 3 is selected. It permits the use of devices with lower Rds,on and also
restricts the operating frequency range.
4.3.6 ZCS condition
To achieve ZCS of the primary switches, it should be ensured that suffi-
cient energy is stored in the parallel capacitors. This stored energy aids in
satisfying the ZCS condition, i.e., Ip > Iin as a result of resonance impulse
and enables body-diode conduction of commutating device. This calls for a
meticulous design of the elements constituting the resonant tank. In order






Where, Vin,min is minimum input voltage and RFL is the full load resis-
tance. Although low value of Zr allows wider range ZCS, it increases the
circulating energy. This may lead to poor efficiency due to increment in
conduction losses.
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4.3.7 Selection of Zr
The characteristic impedance Zr decides the circulating current through
the circuit and hence the ZCS region at rated power as shown in Fig.
4.5. Lower Zr widens the ZCS region by increasing the circulating current
in the converter as evident from Fig. 4.5. At rated power, narrow ZCS
region of operation that ensures ZCS turn-off at 42 V and 48 V is preferred
to minimize the circulating currents. The ZCS region widens with load
devaluation and hence, ZCS operation is certain with load variations.
Zr > 11, provides narrow ZCS operating region while compromising on
the voltage regulation with varying source voltage. Slightly lower Zr of 11,
(a)
(b)
Fig. 4.5: ZCS region with load for a) Vin = 48 V and b) Vin = 42 V.
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ensures strict voltage regulation with slight increase in circulating current.
Zr < 11, achieves the same by further increasing the circulating current,
which is undesirable.
Hence, for perpetuating ZCS with limited circulating current and af-
firming strict voltage regulation under extreme source voltages, Zr of 11
was chosen. For Zr = 11, Tzcs is computed as 2.1 µs and 1.8 µs for Vin =
48 V and 42 V, respectively at rated power. From Fig. 4.5, Tzcs lies safely
within the ZCS region. Hence ZCS operation is certain with source voltage
variations.
4.3.8 Resonant tank design
The design of the resonant tank follows the flow chart illustrated in Chap-
ter 2 except for variations in the operating voltages and the switching
frequency. The steps involved are:
a) Select fs for the minimum gain condition. The switching frequency
was fixed at 75 kHz for Vin = 48 V.
b) Compute the resonant frequency knowing fn for a given n using
(4.31).
c) Fix Zr to restrict Ip and to obtain ZCS over a range of input voltage
variation. In this example, Zr has been chosen as 11 to perpetuate ZCS
with source voltage variations from 48 V down to 42 V and also to restrict
the peak current to a lower value as discussed in the previous Section.
d) Finally, compute Ls and Cp using (4.6) and (4.7). The computed Ls
and Cp values are 3.8 µH and 7 nH respectively.
4.3.9 Boost inductor
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Where, ∆Iin is the inductor current ripple. The value of boost inductor is
obtained as 420 µH for ∆Iin = 0.6 A.
4.3.10 Body-diode conduction time
The duration for which the body-diode of the primary switch conducts
leading to ZCS is given by (4.23).
4.4 Simulation Results
Converter analysis and design discussed in the previous Sections were ver-
ified through simulation using software platform PSIM 9.3.3. Simulation
results for two different operating conditions i.e., Vin = 48 V at 1 kW and
Vin = 42 V at 200 W are highlighted in the Figs. 4.6 and 4.7, respectively.
Fig. 4.6(a) affirms the ZCS operation of the primary switch S1. As
expected, from the steady-state analysis in Section 4.2, the conduction of
the anti-parallel body-diode of the switch S1 ensures the ZCS turn-off of the
device. Once the device gets turned-off softly, the voltage across it builds
up symbolizing that the device capacitance started charging and goes up to
the maximum value of Vo/n. This smooth turn-off of the switch eliminates
turn-off losses in the converter. The energy in the leakage inductance which
otherwise leads to the spike has been utilized to facilitate the smooth zero
current turn-off, thereby eliminating the turn-off voltage spike across the
switches.
Following this, the secondary current ia and the voltage across the rec-
tifier diodes vDb1 and vDb4 for the same operating condition is shown in Fig.
4.6(b). With the capacitive output filter, the voltage across the diodes is
necessarily clamped at the load voltage without ringing, eliminating the
need for snubbers in the secondary. It is evident that positive ia forward
biases Db1 whilst Db4 in the same leg blocks the load voltage Vo. This block-
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ing voltage serves as a proof for load voltage regulation for the specified
operating condition.
The ZCS operation of the primary switch S1 at input voltage of 42 V and
200 W load is shown in Fig. 4.7(a). It is clear that ZCS is maintained with
varying source voltage and load. Body-diode conduction time increases.
The series inductor currents highlighting the resonance and phase-shifted
from one another by 120◦ are seen in Fig. 4.7(b) together with the voltages
vCp1, vCp2 and vCp3. The voltage across the parallel capacitors (peak value
at Vo = 380 V) serves as another proof for load voltage regulation brought
about by frequency modulation under all operating conditions.
(a)
(b)
Fig. 4.6: Simulation results for Vin = 48 V; 1 kW. (a) Current through
switch S1 and voltage across it and (b) secondary current in phase A with
the voltage across the rectifier diodes Db1 and Db4.
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(a)
(b)
Fig. 4.7: Simulation results for Vin = 42 V at 200 W. (a) Current through
switch S1 and voltage across it and (b) series inductor currents iLs1, iLs2
and iLs3 and voltage across the parallel capacitors Cp1, Cp2 and Cp3.
4.5 Experimental Results
A proof-of-concept experimental hardware prototype rated at 1 kW shown
in Fig. 4.8 was developed in the laboratory to evaluate the converter perfor-
mance and to demonstrate the proposed soft turn-off and voltage clamping
of the semiconductor devices. This Section presents the experimental re-
sults obtained from the laboratory prototype for four different operating
conditions. Table 4.3 shows the details of the hardware prototype. Gating
signals for the primary switches were generated using Altera Cyclone IV
DE0-Nano FPGA.
Fig. 4.9 shows the experimental waveforms obtained for Vin = 48 V at
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Fig. 4.8: Laboratory prototype of the proposed three-phase converter.
full load condition. Three boost inductors share the input current as shown
in Fig. 4.9(a). It should be noted that the boost inductor currents are
shifted in phase by 120◦ and the ripple frequency is 3fs. Soft commutation
or ZCS operation of switch S2 is highlighted in Fig. 4.9(b). The gating
signal to the switch (vgs2) is removed when the switch current iS2 is zero
and thereafter, the switch voltage (vds2) builds up to Vo/n affirming the
ZCS operation of the primary switch S2.
Similarly, ZCS operation of S3 and S1 take place 120
◦ and 240◦ after S2,
respectively. Owing to ZCS commutation of primary switches, the turn-
off voltage spike is eliminated without any external clamping or snubber
circuits. The switch voltage is naturally clamped at Vo/n (peak) except
during the next overlap period in which (vCp
′-vLs) appears across it leading
to the charging and discharging of the device capacitance as noted from
Fig. 4.9(b). Transformer primary currents are illustrated in Fig. 4.9(c) and
are phase-shifted by 120◦ as expected. During the overlap period, owing
to resonance impulse, the transformer currents may increase above Iin/3
allowing anti-parallel body diode to conduct as shown in Fig. 4.2.
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Table 4.3: Parameters of the laboratory prototype
Components Parameters
Boost inductors L1 ∼ L3 ETD 54, 3c90;
82 turns; 417 µH;
Primary switches S1 ∼ S3 IPP110N20N3; 200 V; 88A;
Rds,on = 10.7 mΩ
External series inductor Ls1 ∼ Ls3 TDK RM14 PC40Z core,
Ls1 = 2.36 µH, Ls2 = 2.4 µH
Ls3 = 2.5 µH
Parallel capacitors Cp1 ∼ Cp3 9.4 nF, 1 kV, ceramic capacitor
3 HF 1-phase transformers 3 ferrite core of 3c95 material
ETD 49 geometry,N1 = 27,
N2 = 27, Leakage inductances
referred to the primary
Llk1 = 903 nH, Llk2 = 1.05 µH
and Llk3 = 788 nH
Output capacitors Co 100 µF, 400 V electrolytic and
2.2 µF, 400 V HF film capacitor
Rectifier diodes Db1 ∼ Db6 STTH30R04; 400 V; 30 A;
VF = 0.97 V
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(d)
(e)
Fig. 4.9: Experimental results for Vin = 48 V, 1 kW (full load) at 87
kHz. (a) Input current Iin and boost inductor currents iL1, iL2 and iL3 (10
µs/div) (b) gate to source voltage vgs2, drain to source voltage vds2 and
current through switch S2 (2 µs/div), (c) series inductor currents iLs1, iLs2
and iLs3 (5 µs/div), (d) series inductor current of phase C, iLs3 and voltage
across rectifier diodes Db5 and Db2 (5 µs/div) and (e) voltage across parallel
capacitors Cp1, Cp2 and Cp3 (5 µs/div).
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Current in the series inductor of phase C (iLs3) and the voltage across
the diodes in one leg (Db2 and Db5) are shown in Fig. 4.9(d). It can be
noticed that iLs3 flows through Db2, which is forward biased while Db5 blocks
the output voltage Vo once the resonance ceases. With the voltage across
them clamped at Vo, the rectifier diodes turn-off with zero current and are
free from reverse recovery and ringing, eliminating the need for dissipative
snubbers on the secondary side. Finally, it is evident from Fig. 4.9(e) that
the voltage across the parallel capacitors gets clamped at load voltage (Vo).
The voltage waveforms across the parallel capacitors and rectifier diodes
validate the claim of output voltage regulation at all operating conditions.
The experimental results match closely with the steady-state operating
waveforms shown in Fig. 4.2.
Similar observations are noticed for other operating conditions of (1)
Vin = 42 V, 1 kW, shown in Fig. 4.10, (2) Vin = 48 V, 200 W (20% of
rated load), shown in Fig. 4.11, and (3) Vin = 42 V, 200 W (20% of rated
load) shown in Fig. 4.12.
From the demonstrated results and discussion, it is clear that (1) pri-
mary switches and rectifier diodes commutate softly with ZCS, (2) the
device voltage gets clamped to Vo/n without voltage spikes, and (3) out-
put voltage regulation is ensured over source voltage and load variations.
It should be observed that the circulating energy required for ZCS opera-
tion is very low at rated load because the ratio Ip/(Iin/3) is limited by the
proposed converter design.
At reduced load, this ratio increases with decrease in input current
resulting in more circulating energy leading to load adaptive ZCS operation.
Efficiency curve with variation in source voltage and load is shown in Fig.
4.13. The maximum efficiency recorded is 94.6% at Vin= 48 V, 1 kW. Fig.
4.14 highlights the loss distribution in the converter for Vin = 48 V and
42 V at rated power. The change in fs and hence fn required to obtain




Fig. 4.10: Experimental results for Vin = 42 V, 1 kW (full load) at 110
kHz. (a) Gate to source voltage vgs2, drain to source voltage vds2 and current
through the switch S2 (2 µs/div), (b) series inductor currents iLs1, iLs2 and
iLs3 (5 µs/div) and (c) series inductor current of phase C, iLs3 and voltage
across rectifier diodes Db5 and Db2 (5 µs/div).




Fig. 4.11: Experimental results for Vin = 48 V, 200 W (20% load) at 81
kHz. (a) Gate to source voltage vgs2, drain to source voltage vds2 and current
through the switch S2 (2 µs/div), (b) series inductor currents iLs1, iLs2 and
iLs3 and (c) voltage across parallel capacitors Cp1, Cp2 and Cp3 (5 µs/div).




Fig. 4.12: Experimental results for Vin = 42 V, 200 W (20% load) at 95
kHz. (a) Gate to source voltage vgs2, drain to source voltage vds2 and current
through the switch S2 (2 µs/div), (b) series inductor currents iLs1, iLs2 and
iLs3 (5 µs/div) and (c) series inductor current of phase C, iLs3, and voltage
across rectifier diodes Db5 and Db2 (5 µs/div).
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the required gain during experimentation is highlighted in Fig. 4.15. The
required frequency of operation for Vin = 42 V and Vin = 48 V were 110
kHz and 87 kHz. Experimentally, the percentage deviation in switching
frequency at full load condition are noted to be 26.4% and 16% for Vin
= 42 V and Vin = 48 V, respectively. This frequency variation can be
attributed to the losses in the converter. As, in the theoretical case, the
efficiency was assumed to be 100%. With frequency variations, tuning of L
and C of the resonant tank to 3.3 µH and 8.1 nF was necessary to ensure
ZCS operation of devices.
The measured variation in switching frequency fs with load for Vin =
48 V and 42 V is shown in Fig. 4.16. It is inferred that the variation
in fs and hence the voltage gain under light load conditions is not very
substantial. Major change in the operating frequency is required only with
input voltage variation like the conventional PWM converters and that is a
favourable characteristic. This feature is obtained due to its behavior close
to PWM converters unlike resonant converters. Therefore, the frequency
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Fig. 4.13: Variation in efficiency with load for Vin = 48 V and Vin = 42 V.
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Fig. 4.14: Percentage loss distribution in the converter for Vin = 48 V and
Vin = 42 V at rated load. (SL − Switching loss, CL − Conduction loss,
BL − Loss in the boost inductors, SIL − Loss in external series inductors,
TL − Loss in the three HF transformers, SBL − Snubber losses and DL −
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Fig. 4.16: Required variation in switching frequency theoretically (T) and
practically (P) with load and source voltage variations.
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4.6 Conclusion
The Chapter studies the operation and performance of a current-sharing
impulse commutated three-phase current-fed three inductor converter. Cur-
rent sharing among the three inductors permits low current stress through
the devices and reduces conduction loss and turn-off loss in the semiconduc-
tor devices. Impulse commutation results in soft-commutation with ZCS
of the semiconductor devices. The device voltage is limited to reflected
output voltage during the non-commutation period i.e., Vo/n. Soft turn-
off and voltage clamping are retained with variations in input voltage and
load. Load voltage is regulated through frequency modulation. Circulat-
ing currents at light loads are low compared to the traditional resonant
converters.
Impulse commutation proves to be easy, simple and cost-effective solu-
tion to the traditional turn-off voltage spike issue in current-fed circuits.
It has been implemented and successfully designed and tested for a three-
phase circuit in this Chapter. Detailed design of the converter to achieve
the above said features has been explained. Converter performance, voltage
clamping, soft-switching, and zero current commutation through impulse
commutation have been demonstrated experimentally. This new class of
converters is suitable and is a potential candidate for low voltage high
current applications requiring high voltage gain such as interfacing solar
panels, fuel cells, and battery or other storage to DC microgrid and in







In the previous chapter, impulse commutation on the conventional three-
phase current-fed current-sharing topology was proposed and studied. This
Chapter investigates an impulse commutated modular three-phase current-
fed dc/dc converter for low voltage high current applications.
In distributed energy systems, power electronics accounts for 40% of
the total cost. Despite constituting the major part of the system, they are
highly unreliable [173]. Modularity and scalability of power converters is
suggested in literature to simplify the design, cut down production costs
and improve the performance. The concept of power electronics building
blocks (PEBB), incorporating integration of power devices, gate drivers
etc., is hence foreseen as a key to cost reduction and realization of simple,
durable and reliable systems [174, 175]. Standardization of the building
blocks, control or protection requirements, can further enhance the value
of integration [173].
The corner stones of PEBB are modular and hierarchical design princi-
ples [176]. Investigating modular power electronic converters and identify-
ing the building blocks is therefore, the initial step in the design. Based on
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the converter specifications, the details such as device stresses, switching
speeds etc., can then be addressed [176, 177]. As the first step in modular
design, an impulse commutated three-phase modular current-fed converter
topology has been identified and elaborated in the Sections to follow. The
three leg six switch configuration in the primary of the proposed topology
can be replaced by integrated power electronic module (IPEM) that in-
cludes dedicated gate drivers [173]. Module to replace the secondary diode
configuration are also available in the market. The simplified reliable sys-
tem with easy design and assembly is ideal for high power applications.
The objective of this Chapter is to understand the operation and in-
vestigate the performance of the proposed modular topology. The oper-
ation, design and validation are outlined as follows: Section 5.2 explains
the steady-state operation of the converter. The converter design for given
specifications are in Section 5.3. Simulation and experimental results that
validate the converter operation are in Section 5.4 and 5.5, respectively.
5.2 Steady-state Operation and Analysis
This Section explains the steady-state operation of the proposed modular
three-phase impulse commutated current-fed full-bridge converter shown in
Fig. 5.1: The proposed impulse commutated modular current-fed three-
phase dc/dc converter.
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Fig. 5.1. The following assumptions are made to understand and study the
operation and analysis: 1) Input boost inductor carries a stiff dc current
Iin, 2) The magnetizing inductances of the HF transformers are large with
negligible current through them, 3) The semiconductor devices are ideal
and lossless and 4) The leakage inductances of the HF transformer and the
parallel capacitors between phases are equal i.e., Ls1 = Ls2 = Ls3 = Ls and
Cp1 = Cp2 = Cp3 = Cp.
Variable frequency modulation controls the voltage regulation and the
power transferred from source to load. In 180◦ variable frequency modula-
tion, the gating signals for the top switches are phase-shifted from one an-
other by 120◦. The gating signals for the bottom devices are phase-shifted
by 120◦. The gating signals for the switches in one leg are phase-shifted by
180◦ with a duty cycle D. The lower and the upper limit for D is 33% and
66%. Compared to 120◦ variable frequency modulation (i.e., gating signals
for the switches in one leg are phase-shifted by 120◦), 180◦ modulation
establishes control over the body-diode conduction of the mosfet’s.
The analysis has been detailed for one-third of the HF cycle. In the sub-
sequent cycles, the intervals repeat in the same sequence with other sym-
metrical devices taking over the current. The equivalent circuits governing
the different modes of operation of the proposed converter and analytical
steady-state operating waveforms are in Fig. 5.2 and Fig. 5.3, respectively.
5.2.1 Interval 1 (Fig. 5.2(a): t0 < t < t1)
During this interval, the top switch S1 conducts the input current Iin. The
current in the bottom switch S2 increases above Iin. Conduction of body-
diode of switch S6 (D6) leads to its ZCS turn-off. The series inductor current
iLs1 remains constant at Iin. iLs3 continues to increase in the negative
direction approaching -Ip and iLs2 increases above zero.
The rectifier didoes Db1 and Db6 transfer power to the load, clamping


















Fig. 5.2: Equivalent circuits depicting the different intervals of operation
of the modular three-phase converter.
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vCp1 at Vo. The capacitor Cp2 charges while Cp3 discharges. At the end of
this interval, S3 is gated-on and iS2 reaches its peak Ip. Final values: iS1
(t1) = iLs1 (t1) = Iin, iS2 (t1) = Ip, iLs3 (t1) = -Ip and vCp1 (t1) = Vo.
5.2.2 Interval 2 (Fig. 5.2(b): t1 < t < t2)
At t = t1, S3 is gated-on and the corresponding device capacitance C3 dis-
charges through the switch in a short interval of time. Device capacitances
C5 and C4 discharge through S3 and Ls1, respectively.
5.2.3 Interval 3 (Fig. 5.2(c): t2 < t < t3)
The commutation of the input current Iin from phase A to B commences
during this interval. Thereby, iS3 starts increasing linearly while iS1 de-
creases. In the bottom circuit, D6 continues to conduct. iS2 decreases from
the peak value Ip.
The series inductor current iLs1 follows iS1. iLs2 increases in the positive
direction and iLs3 decreases from its negative peak -Ip.
With Db1 and Db6 forward biased, charging and discharging of Cp2 and
Cp3 continues. At the end of the interval the rectifier diodes, Db1 and Db6
commutate softly and Cp1 discharges.
5.2.4 Interval 4 (Fig. 5.2(d): t3 < t < t4)
Top switch currents iS1 and iS3 continue to decrease and increase, linearly.
While iS2 also decreases linearly with D6 conducting.
Cp1 discharges, while the charging and discharging of the parallel ca-
pacitors and currents in the series inductors are as in the previous interval.
The output capacitor Co feeds the load, as the rectifier diodes block the
load voltage Vo.
At the end of this interval, the input current gets shared equally between
S1 and S3. Final values: iS1 (t4) = iS3 (t4) = Iin/2.
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Fig. 5.3: Steady-state operating waveforms of the proposed converter.
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5.2.5 Interval 5 (Fig. 5.2(d): t4 < t < t5)
With D6 still forward biased, iS1 decreases while iS3 increases above Iin/2
linearly. iS2 decreases linearly. The series inductor currents and the capac-
itor voltages follow the previous interval.
At the end of this interval, the rectifier diodes Db1 and Db2 are forward
biased. Hence, vCp3 is clamped at Vo. Final values: vCp1 (t5) = Vo, vCp2
(t5) = 0 and vCp3 (t5) = -Vo.
5.2.6 Interval 6 (Fig. 5.2(e): t5 < t < t6)
Rectifier diodes Db1 and Db2 transfer the source power to load. As, Cp3 is
clamped at Vo, Cp2 charges and Cp1 discharges. At the end of the interval,
D6 ceases to conduct and the voltage across S6 shoots up. Final values:
iS2 (t6) = Iin and iS6 (t6) = 0.
5.2.7 Interval 7 (Fig. 5.2(f): t6 < t < t7)
As the body-diode of S6 has ceased to conduct, the voltage across it begins
to build up from zero. Simultaneously, the voltage across S4 and S5 in the
other two legs also build up.
5.2.8 Interval 8 (Fig. 5.2(g): t7 < t < t8)
At t = t7, the resonance between the series inductors (Ls1 and Ls2) and
the parallel capacitor (Cp1) commences. The resonance shapes the cur-
rents through S1 and S3 as sinusoids. The frequency and the characteristic
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where, Leq = Ls1 + Ls2 and C
′
p is the parallel capacitance reflected to the
primary. The current iS1 approaches zero and iS3 rises towards Iin.
The series inductor currents iLs1 and iLs2 decrease and increase in a
resonant fashion respectively.
At the end of this interval, both iS1 and iLs1 reach zero. Final values:
iLs1 (t8) = iS1 (t8) = 0, iLs2 (t8) = iS2 (t8) = iS3 (t8) = Iin and iLs3 (t8) =
-Iin.
5.2.9 Interval 9 (Fig. 5.2(h): t8 < t < t9)
At t = t7, the body-diode conduction of top switch S1 (D1) commences and
the top switch S1 can be turned-off with ZCS. iS3 and hence iLs2 increases
above Iin towards its peak value Ip. Constant current Iin flows through iLs3
and iLs1 decreases below zero in a resonant fashion.
Resonance ends as iS3 and iLs3 reach the peak of Ip. Final values: iS3
(t9) = iLs2 (t9) = Ip, iLs3 (t9) = -Iin and iS2 (t9) = Iin.
5.2.10 Interval 10 (Fig. 5.2(i): t9 < t < t10)
At t = t9, the bottom switch S4 is gated-on and the corresponding device
capacitance discharges through it and the device capacitance of S6 dis-
charges through Ls2 in a very short interval of time. C5 discharges through
S3.
5.2.11 Interval 11 (Fig. 5.2(j): t10 < t < t11)
With S4 gated-on, the commutation of current iS2 begins. The current iS2
decreases from Iin while iS4 increases from zero linearly. Cp2 continues to
charge while Cp1 discharges. The current iS3 also decreases from its peak
value Ip.
The series inductor current iLs2 decreases from Ip. iLs3 increases in the
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positive direction with iLs1 still decreasing. At the end of the interval, both
the rectifier diodes Db1 and Db2 commutate.
5.2.12 Interval 12 (Fig. 5.2(k): t11 < t < t12)
At the start of this interval, Cp3 starts charging. The series inductor
currents and the switch currents either rise or fall as in the previous in-
terval. At the end of this interval S2 and S4 carry equal currents Iin/2.
Final values: iS2 (t12) = iS4 (t12) = Iin/2.
5.2.13 Interval 13 (Fig. 5.2(k): t12 < t < t13)
During this interval, iS4 increases above Iin/2 reducing iS2 below Iin/2. The
states of the series inductor currents and the parallel capacitor voltages are
identical to the previous interval.
At the end of the interval, rectifier diodes Db3 and Db2 get forward
biased. Therefore, vCp2 is clamped at Vo. Final values: vCp1 (t13) = 0,
vCp2 (t13) = Vo and vCp3 (t13) = -Vo.
5.2.14 Interval 14 (Fig. 5.2(l): t13 < t < t14)
At t = t13, Db3 and Db2 transfer power to the load clamping vCp2 at Vo.
While vCp2 is clamped, the charging and discharging of the Cp3 and Cp1
continues. The variations in other circuit currents are similar to that of
the previous interval.
At the end of the interval, conduction of D1 ceases and iS3 reaches Iin.
Final values: iS1 (t14) = 0, iS3 (t14) = iLs2 (t14) = Iin and vCp2 (t14) = Vo.
5.2.15 Interval 15 (Fig. 5.2(m): t14 < t < t15)
At t = t14, D1 has commutated and the voltage across S1 rises from zero.
Device capacitances C5 and C6 start charging to build the voltage up across
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them.
5.2.16 Interval 16 (Fig. 5.2(n): t15 < t < t16)
At t = t15, the resonance between the series inductors (Ls1 and Ls3) and
the parallel capacitor (Cp3) commences forcing iS2 to decrease in resonant
fashion. The current now gets transferred to S4 resonantly.
Series inductor current iLs2 remains constant at Iin. iLs1 increases reso-
nantly in the positive direction with iLs3 approaching zero from a negative
value.
At the end of the interval, iS2 reaches zero with iS4 carrying the input
current Iin. Final values: iS3 (t16) = Iin, iS2 (t16) = iLs3 (t16) = 0, iS4 (t16)
= Iin and iLs1 (t16) = -Iin. These 16 intervals constitute one-third of the
HF cycle.
5.3 Converter Design
This Section elaborates on component′s design and converter characteris-
tics like dc voltage gain, ZCS condition, current and voltage stress on the
devices, etc. A design example has been provided to illustrate the converter
design for the given specifications shown in Table. 5.1
Table 5.1: Specifications of the proposed converter.
Parameters Values
Input voltage Vin 42 to 48 V
Output dc voltage Vdc 380 V
Output power Po 1 kW
Switching frequency range fs 75 to 78 kHz
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Fig. 5.4: The variation in DC gain of the proposed converter with fn for
different values of n.
.
5.3.1 DC voltage gain








The variation in the DC gain with fn for different turns ratio n is shown in
Fig. 5.4.
5.3.2 Device voltage stresses
The voltage stress across the primary switches, rectifier didoes and the
parallel capacitors deployed for impulse commutation are,
VS1 ∼ VS6 = 3Vo
4n
+ ∆v (5.4)
VDb1 ∼ VDb6 = Vo (5.5)
VCp1 ∼ VCp3 = Vo (5.6)
Where, ∆v is 3 - 20% of Vo/n depending on n and Zr.
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5.3.3 Current stress
The rms current through the mosfets is approximated as
IS1,rms ∼ IS6,rms = Iin
√
(0.6− 0.76D) + 0.22fs
fr
(5.7)
The approximate switch rms currents are computed as 12.7 A and 14.1
A for Vin = 48 V and 42 V, respectively at full load conditions. The average
current through the rectifier diodes is Io/3 and is 0.88 A at rated conditions.
5.3.4 Turns ratio of the HF transformer
The transformer turns ratio decides the operating frequency range (5.3) and
device voltage stress. From Fig. 5.4, an increase in the range of operating
frequency with turns ratio can be witnessed. From Table 5.2, it can be
inferred that lower turns ratio increases the device voltage stress. Use of
high voltage devices with high on-state resistance is unavoidable. While,
higher turns ratio translates into increased copper and large cross-sectional
core area leading to high transformer losses. Also, from Table 5.2, it is
evident that with higher n, the operating frequency band stretches adding
to the switching losses in the converter. To operate the converter with low
conduction and switching losses, optimal turns ratio of 3 required to obtain
a gain of 7.9 and 9 for Vin = 42 V and 48 V has been chosen.
Table 5.2: Variation in circuit parameters with turns ratio
Turns, n Switch voltage (V) fs (kHz)
2 161.5 75 - 77
3 108 75 - 78
4 81 75 - 81
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5.3.5 ZCS condition
The necessary condition for perpetuating ZCS with variations in the source
voltage can be visualized as the constraint on the characteristic impedance





Equation (5.8) translates into the energy stored in the parallel capaci-
tors responsible for impulse commutation. These capacitors provide addi-
tional circulating current and thereby, enable ZCS turn-off of the primary
switches eliminating the turn-off losses. Higher the value of Zr, lower is the
circulation energy.
5.3.6 Selection of Zr
The characteristic impedance of the resonant tank determines the circulat-
ing current available to maintain ZCS with extreme source voltages. This
circulating current adds to the peak, rms and average current through the
devices. Zr should be diligently chosen to perpetuate ZCS for Vin = 48 V to
42 V whilst limiting the average and rms current through the body-diodes
and switches respectively. Higher diode average current and switch rms
current will result in higher conduction losses.
From (5.8), the maximum value of Zr allowed for this design is com-
puted as 10.6. Table 5.3 tabulates the peak and rms current through the
Table 5.3: Switch and body-diode current for different values of Zr.
Zr ISW,peak (A) ISW,rms (A) ID,avg (A) ZCS
48 V 42 V 48 V 42 V 48 V 42 V 48 V 42 V
8 24.17 22.6 11.74 11.75 0.15 0.02 Y N
7 27.69 26.4 12.7 12.97 0.45 0.17 Y Y
6 31.02 30.8 13.74 14.09 0.91 0.55 Y Y
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devices and the average current through the body-diode for different Zr
under extreme source voltages. It can be inferred that with Zr of 8, ZCS
cannot be maintained for Vin = 42 V. Zr of 7 affirms ZCS operation for the
extreme source voltage conditions whilst limiting the device rms current
and diode average current as compared to Zr = 6. Hence, optimal Zr of 7
was chosen for the converter design.
5.3.7 Resonant tank parameters
The steps involved in the resonant tank design are as follows:
(a) fs and n are selected for the minimum gain condition i.e., Vin,max =
48 V.
(b) fn is then computed for the given n using (5.3). From the normalized
frequency, fr can be obtained as fn = fs/fr.
(c) A value of Zr that satisfies the condition (5.8) and perpetuates ZCS
with input voltage variation is chosen.
(d) Using the selected values of Zr and fr, the parameters of the resonant
tank L and C can be computed using (5.1) and (5.2).
For this specific example, fs was chosen to be 75 kHz for Vin = 48 V.
With the computed value of fr = 120 kHz and chosen value of Zr = 7, the
L and C values obtained were 4.64 µH and 22.5 nF respectively.
5.3.8 Boost inductor design





For ∆i = 0.47 A, the required boost inductance is 100 µH.
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5.4 Simulation Results
The converter was designed for the rated power of 1 kW and was simulated
using PSIM 9.3.3 to verify the design. This Section elaborates on the
simulation results obtained for Vin = 48, 1 kW and Vin = 42, 1 kW shown
in Figs. 5.5 and 5.6, respectively.
The top switch current iS3 highlighting the body-diode conduction lead-
ing to ZCS operation is shown in Fig. 5.5(a). The device′s gating signal
is removed during the body-diode conduction following which the switch
voltage builds up to 3Vo/4n+∆v as discussed in Section 5.3. Resonance
during commutation shapes the switch current sinusoidally. Series inductor
(a)
(b)
Fig. 5.5: Simulation results for Vin = 48 V at 1 kW. (a) Current through
switch S1 and voltage across it and (b) series inductor currents iLs1, iLs2
and iLs3 and voltage across the parallel capacitors Cp1, Cp2 and Cp3.
5.4 Simulation Results 146
(a)
(b)
Fig. 5.6: Simulation results for Vin = 42 V at 1 kW. (a) Current iS3 and
iS6 through switch S3 and S6 and voltage across them and (b) current ia
in phase A in the secondary and the voltage across the rectifier diodes Db1
and Db4.
currents and the parallel capacitor voltages phase-shifted by 120◦ is shown
in Fig. 5.5(b). The input current Iin flows through the switches and series
inductors at instances other than the commutation interval. The peaks of
the capacitor voltages vary between Vo to -Vo, emphasizing load voltage
regulation.
Similarly, ZCS operation of switches S3 and S6 in the same leg at Vin =
42 V, 1 kW is seen in Fig. 5.6(a). iS3 and iS6 are phase-shifted by 180
◦ as
per 180◦ variable frequency modulation. ZCS is retained with variations in
source voltage. When D6 and S3 conducts or viceversa, the leg is shorted is
shorted and vS3 and vS6 drop to zero. The reflected transformer current in
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the secondary (phase A) and the voltage vDb1 and vDb4 across the rectifier
didoes are highlighted in Fig. 5.6(b). Owing to the capacitive output filter,
the rectifier diodes block the load voltage Vo without any ringing.
5.5 Experimental results
The converter design was verified using PSIM 9.3.3. Once the operation
of the converter was established to be satisfactory through simulation, the
proof-of-concept (1 kW) laboratory hardware prototype shown in Fig. 5.7
was developed and tested. The details of the experimental prototype are
given in Table 5.4. Following the modulation explained in Section II, the
gating signals for the switches with a constant D of 0.47 are generated using
altera DE0-Nano. Semikron driver SKHI61R is employed for driving the
power mosfet’s.
The results obtained for the three different operating conditions i.e., a)
Vin = 48 V, 1 kW, b) Vin = 42 V, 1 kW and c) Vin = 42 V, 500 W are
shown in Figs. 5.8 to 5.10 respectively.
The current Iin through the input inductor with negligible ripple of
frequency 3fs is shown in Fig. 5.8(a). The large boost inductor curbs high
Fig. 5.7: Proof-of-concept experimental prototype rated at 1 kW.
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Table 5.4: Parameters of the laboratory prototype
Components Parameters
Boost inductor Lb MS250090 core,
12 turns 52.2 µH
Primary switches S1 ∼ S6 STP45N40DM2AG, 400 V, 38A,
Rds,on = 52 mΩ
Parallel capacitors Cp1 ∼ Cp3 22.5 nF, 1 kV, ceramic capacitor
3 HF Transformers STX2105M1-A
Nano crystalline cores, N1 = 9,
N2 = 27, Leakage inductances
referred to the primary
Llk1 = 1.35 µH, Llk2 = 1.37 µH
and Llk3 = 1.305 µH
Series inductors Ls1 ∼ Ls3 RM12, 3c95 core material
Ls1 = 3.29 µH, Ls2 = 3.27 µH
and Ls3 = 3.3 µH
Output capacitors Co 100 µF, 400 V electrolytic and
2.2 µF, 400 V HF film capacitor
Rectifier diodes Db1 ∼ Db6 STTH30R04; 400 V; 30 A;
Vf = 0.97 V




5.5 Experimental results 150
(d)
(e)
Fig. 5.8: Experimental results for Vin = 48 V, 1 kW. Input current Iin
through boost inductor Lb, (b) Gate to source voltage vgs4, drain to source
voltage vds4 and current iS4 through switch S4, (c) transformer primary
currents iLs1, iLs2 and iLs3, (d) voltage across the parallel capacitors vCp1,
vCp2 and vCp3 and (e) transformer secondary current ia in phase A and
voltage vDb1 and vDb4 across the rectifier diodes Db1 and Db4.
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(a)
(b)
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(c)
(d)
Fig. 5.9: Experimental results for Vin = 42 V, 1 kW. (a) Gate to source
voltage vgs4, drain to source voltage vds4 and current iS4 through switch S4,
(b) transformer primary currents iLs1, iLs2 and iLs3, (c) voltage across the
parallel capacitors vCp1, vCp2 and vCp3 and (d) transformer current iLs3 in
phase C and voltage across the rectifier diodes Db2 and Db5.
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(a)
(b)
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(c)
(d)
Fig. 5.10: Experimental results for Vin = 42 V, 500 W. (a) Gate to source
voltage vgs4, drain to source voltage vds4 and current iS4 through switch S4,
(b) transformer primary currents iLs1, iLs2 and iLs3 and (c) voltage across
the parallel capacitors vCp1, vCp2 and vCp3 and (d) transformer current iLs3
in phase C and voltage vDb2 and vDb5 across the rectifier diodes Db2 and
Db5.
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di/dt (Fig. 5.8(a)) unlike the voltage-fed converters.
The zero current turn-off operation of the bottom switch S4 is shown
in Fig. 5.8(b). As expected from the steady-state operating waveforms,
the switch current reduces to zero and then the anti-parallel body-diode
conduction is observed. For the ZCS operation the switch S4 is turned-off
during the body-diode conduction. Once the body-diode conduction ceases,
the device voltage starts building up. The charging and discharging of the
switch′s device capacitance takes place thrice in a HF cycle (i.e., whenever
a leg is shorted due to the conduction of a switch and the body-diode of
the other switch) as witnessed in Fig. 5.8(b).
The transformer currents phase-shifted by 120◦ and with the peak of
Ip in either direction is shown Fig. 5.8(c). The voltage across the parallel
capacitors swings between Vo to -Vo as in Fig. 5.8(d). As noticed from
Fig. 5.2, the capacitor voltages clamp to either Vo or -Vo when the rectifier
diodes in any two legs are forward biased.
Finally, the transformer current in phase A and the voltage across the
rectifier diodes Db1 and Db4 are presented in Fig. 5.8(e). The rectifier
diodes block the load voltage Vo when non conducting. The rectifier diodes
also turn-off with zero current, dismissing the reverse recovery losses. The
capacitive output filter clamps the diode voltages and eliminate ringing in
the secondary circuit.
The distortion in the switch and the transformer currents is attributed
to the higher value of device capacitance and additional parasitic ringing
due to the device capacitance and leakage inductance and PCB circuit lay-
out. Under all operating conditions, ZCS operation and voltage regulation
are ensured by variable frequency modulation. Voltage across the switches
are confined well within the switch limits (without any spikes) ensuring
a safe operation. The experimental results and the converter operation
coincide well with the theoretical analysis in Section II and validates the
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Fig. 5.11: Theoretical (T) and practical (P) variations in operating fre-
quency with load and source voltage variations.
Fig. 5.12: Efficiency variation with load for Vin = 48 V at rated load.
Fig. 5.13: Loss distribution in the converter for Vin = 48 V.
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proposed analysis, design and claims. The required variation in frequency
with both load and source voltage is highlighted in Fig. 5.11. The varia-
tion in converter efficiency with load for Vin = 48 V is shown in Fig. 5.12.
Efficiency of 94.7% was recorded at the rated condition i.e., Vin = 48 V
at 1 kW. Low peak and circulating currents, and soft-switching ensures
highly efficient operation. Mosfet’s on the high current side were paralleled
to further enhance the conversion efficiency.
The loss distribution in the converter at 42 V, 1 kW is shown in Fig.
5.13. It should be noted that that switching losses account only for the
turn-on losses. The turn-off losses are zero due to ZCS operation. From
the experimental results and the efficiency plots, it′s clear that the converter
can operate smoothly and efficiently even with source voltage variations.
5.6 Conclusion
In this Chapter, an impulse commutated three-phase modular current-
fed converter has been analyzed and discussed. The concept of impulse
commutation introduced in Chapter 2 is integrated to achieve ZCS of the
semiconductor devices. Load and source voltage adaptive ZCS consider-
ably reduces the switching losses in the converter. Impulse commutation
eradicates the device turn-off voltage spike predominant in current-fed con-
verters permitting the use of low voltage devices. The commutation strat-
egy also restricts the peak and circulating current unlike resonant convert-
ers. Good voltage regulation, ZCS, low peak and circulating currents and
low conduction losses significantly improve the power conversion efficiency.
With reliable, easy, efficient and compact design, the modular topology is
best suited for high power applications (> 10 kW).
Steady-state analysis and the converter design for the given specifica-
tions has been illustrated. The design was initially verified using simulation
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and then through experimentation on a proof-of-concept prototype rated at








The three basic current-fed converter topologies based on the primary side
configuration are: full-bridge [178], L type half-bridge [179–181] and push-
pull [182]. Out of the basic topologies, the push-pull topology is attractive
for the following reasons:
a) With all low side devices, the topology has reduced gate drive re-
quirements.
b) Despite using a single inductor, the topology can achieve high voltage
gain [183] comparable to the L type half-bridge.
c) Simple power and gate drive structures with reduced footprints, in-
crease the reliability of the circuit [184].
Inspired by the single-phase push-pull circuit, a three-phase equivalent
with high power density was first proposed in [183]. Input and output
filtering requirements in the three-phase push-pull converter reduced sig-
nificantly as the chopping frequency is thrice the switching frequency. With
reduced filtering requirements, better loss distribution (i.e., good thermal
6.2 Operation and Steady-state Analysis 160
design), less component count etc., the three-phase equivalent exhibited
high potential for low voltage high power applications. However, the volt-
age across the devices was not naturally clamped mandating the use of
passive snubber or auxiliary clamp circuits. Active-clamping for the same
was proposed in [184]. Active clamping and passive snubbing are known to
derogate the converter performance and increase the circuit complexity.
However, in the previous Chapters, it has been established that impulse
commutation efficiently resolves the issue of device turn-off voltage spikes
without compromising on the circuit complexity and converter′s perfor-
mance. Devoid of auxiliary circuit, impulse commutation procures merits
of ZCS operation of semiconductor devices and natural clamping of device
voltage to Vo/n and better source utilization etc., at all operating condi-
tions.
In this Chapter, the concept of impulse commutation has been extended
to the three-phase current-fed single inductor push-pull converter. The ob-
jective of the Chapter is to investigate the impulse commutated three-phase
single inductor converter in detail. The objective has been realized and out-
lined under various Sections as follows: Section 6.2 studies the steady-state
operation of the converter with impulse commutation. Impulse commu-
tated converter design has been discussed in Section 6.3. Simulation and
experimental results have been illustrated in Section 6.4 and Section 6.5,
respectively to validate the analysis, design and demonstrate the claims.
6.2 Operation and Steady-state Analysis
This Section studies the steady-state operation and analysis of the pro-
posed impulse commutated converter. For simplifying the converter analy-
sis shown in Fig. 6.1, the following assumptions are made. a) Input boost
inductor Lb carries a stiff dc current, b) All semiconductor devices are ideal
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Fig. 6.1: The proposed impulse commutated single inductor current-fed
push-pull dc/dc converter.
and lossless c) The leakage inductances of the HF transformers and the par-
asitic capacitance between the phases are equal i.e., Ls1 = Ls2 = Ls3 = Ls
and Cp1 = Cp2 = Cp3 = Cp and d) The magnetizing inductances referred
to the secondary of the HF transformer (Lm1 = Lm2 = Lm3 = Lm) are
considerable and they carry a constant current Iin/3n owing to the three
single-phase transformers connected in star-star configuration.
Variable frequency modulation exercises control over the power trans-
fer and the voltage regulation under all operating conditions. The gating
signals to the devices are phase-shifted by 120◦ with an overlap decided by
the constant D. D should be greater than 33% with the maximum per-
missible value of being 66%. Maximum of only two switches operate at
any given instant. The analysis has been carried out for one-third of the
HF cycle. In the next subsequent cycles, the intervals repeat in the same
sequence with the other symmetrical devices conducting. The equivalent
circuits depicting the different intervals of operation and the steady-state
operating waveforms are in Figs. 6.2 and 6.3, respectively.












Fig. 6.2: Equivalent circuits representing the different intervals of operation
of the proposed impulse commutated converter.
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Fig. 6.3: Steady-state operating waveforms of the proposed converter.
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6.2.1 Interval 1 (Fig. 6.2(a): t0 < t < t1) - power
transfer
In this mode, the primary switch S1 and the rectifier diodes Db1, Db2 and
Db6 transfer source power to the load. The switch S1 conducts the input
current Iin with the voltage across Cp1 clamped to Vo. The reflected input
current is divided equally between the three magnetizing inductances i.e.,
Iin/3n flows through them. Constant current 2Iin/3n, -Iin/3n and -Iin/3n
flows through the phases A, B and C in the secondary. Final values: iLs1
(t1) = iS1 (t1) = Iin, vCp1 (t1) = Vo, vCp2 (t1) = 0, vCp3 (t1) = -Vo, ia (t1) =
2Iin/3n and ib (t1) = ic (t1) = -Iin/3n.
6.2.2 Interval 2 (Fig. 6.2(b): t1 < t < t2) - device
capacitance discharges
At t = t1, switch S2 is turned-on. Thereafter, the device capacitance C2
discharges through the switch in a very short duration of time.
6.2.3 Interval 3 (Fig. 6.2(c): t2 < t < t3) - power
transfer
Primary switch S2 commences to take over the input current Iin from S1.
Thereby, the current through the series inductors Ls1 and Ls2 and hence
the respective switches starts decreasing and increasing respectively with
a slope of Vo/2nLs. These currents are given as
iLs1(t) = iS1(t) = Iin − Vo
2nLs
(t− t2) (6.1)
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With the rectifier diodes Db1, Db2 and Db6 transferring power to the load,













Constant current -Iin/3n flows through phase C in the secondary side. At
the end of the interval, one of the rectifier diodes Db6 commutates softly as
the secondary current in phase B (ib) reaches zero. Final values: iLs1 (t3)
= iS1 (t3) = 2Iin/3, iLs2 (t3) = iS2 (t3) = Iin/3, vCp1 (t3) = Vo, vCp3 (t3) =
-Vo, vCp2 (t3) = 0, ia (t3) = Iin/3n, ib (t3) = 0 and ic (t3) = -Iin/3n. The
duration of this interval is given as
T32 = (t3 − t2) = 2nIinLs
3Vo
(6.5)
6.2.4 Interval 4 (Fig. 6.2(d): t3 < t < t4) - resonance
impulse
The primary switches S1 and S2 continue to conduct during this interval.
The resonance between the series inductors Ls1 and Ls2 of phase A and
B and the parallel capacitor Cp1 commences during this interval. The
switch currents continue to increase and decrease in a resonant fashion.
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Where Leq can be given as Ls1 + Ls2 and Cp
′ is the parallel capacitance
reflected to the primary. The switch currents are given as













The current ib increases in the positive direction and this current discharges
and charges the parallel capacitors Cp1 and Cp2 respectively. The sec-
ondary phase currents ia and ib are given by equations (6.3) and (6.4)
respectively. At the end of the interval, the input current is shared equally
between the two switches. The voltage across Cp3 remains clamped at -Vo.
Final values: iLs1 (t4) = iLs2 (t4) = iS1 (t4) = iS2 (t4) = Iin/2, vCp3 (t4) =
-Vo, ia (t4) = Iin/6n, ib (t4) = Iin/6n and ic (t4) = -Iin/3n. The duration of
this interval is given as






6.2.5 Interval 5 (Fig. 6.2(d): t4 < t < t5) - resonance
impulse
The primary switches S1 and S2 continue to conduct during this interval.
The current through S2 increases beyond Iin/2 while current through S1
decreases below Iin/2. The currents are given as













The rectifier diodes Db1 and Db2 remain forward biased and the voltage
across Cp3 remains clamped at -Vo. At the end of the interval, the sec-
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ondary current ia reaches zero and later increases in the negative direction.
Final values: iLs1 (t5) = iS1 (t5) = Iin/3, iLs2 = iS2 = 2Iin/3, vCp3 (t5) =
-Vo, ia (t5) = 0, ib (t5) = Iin/3n and ic (t5) = -Iin/3n. The duration of this
interval is given as






6.2.6 Interval 6 (Fig. 6.2(e): t5 < t < t6) - resonance
impulse
During this interval, the series inductor currents and thereby the switch
currents iS1 and iS2 continue to decrease and increase in a resonant fashion.
The currents during this interval of operation are













The charging and discharging of Cp1 and Cp2 continues with vCp3 clamped
at -Vo. At the end of the interval, the diodes Db1 and Db2 get reverse biased
as iS1 reaches zero. The secondary current in phase A becomes equal to
the magnetizing component (-Iin/3n). Final values: iLs1 (t6) = iS1 (t6) =
0, iS2 (t6) = iLs2 (t6) = Iin, vCp3 (t6) = -Vo, ia (t6) = ic (t6) = -Iin/3n and
ib (t6) = 2Iin/3n. The duration of this interval is given as
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6.2.7 Interval 7 (Fig. 6.2(f): t6 < t < t7) - body-diode
conduction
The conduction of the anti-parallel body-diode of switch S1 can be wit-
nessed in this interval as iS1 increases in the negative direction. The switch
S1 can be turned-off with ZCS during body-diode conduction. The current
through S2 increases above Iin and approaches the peak Ip and thereby the
condition for ZCS is formulated as






The parallel capacitor Cp3 also starts charging during this interval. At the
end of the interval, iS2 reaches its peak value Ip and the rectifier diodes Db3
and Db2 go forward biased. Final values: iLs2 (t7) = iS2 (t7) = Ip, ia (t7)
= (2Iin/3 - Ip/n), ib (t7) = (Ip/n - Iin/3n) and ic (t7) = -Iin/3n.
6.2.8 Interval 8 (Fig. 6.2(g): t7 < t < t8) - ZCS turn-
off
The body-diode of the switch S1 continues to conduct during this interval.
The switch S1 has been turned off with ZCS. With the rectifier diodes Db3
and Db2 forward biased, vCp2 is clamped at Vo. At the end of the interval
iLs1 reaches zero ceasing the body-diode conduction and iS2 reaches Iin.
Final values: iLs1 (t8) = iS1 (t8) = 0, iLs2 (t8) = iS2 (t8) = Iin, vCp2 (t8) =
Vo, ia (t8) = ic (t8) = -Iin/3n and ib (t8) = 2Iin/3n. The duration of this
interval is given as
T86 = (t8 − t6) = pi − 2pifr(T65 + T53)
2pifr
(6.18)
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6.2.9 Interval 9 (Fig. 6.2(h): t8 < t < t9) - charging
of device capacitance
As S1 is turned-off with ZCS, the corresponding device capacitance C1
charges to a maximum voltage of Vo/n from 0.
6.2.10 Interval 10 (Fig. 6.2(i): t9 < t < t10) - charging
and discharging of parallel capacitors
During this interval, constant current Iin flows through the switch S2 and
the series inductor Ls2. The charging and discharging of Cp1 and Cp3 con-
tinues. Constant current Iin/3n, 2Iin/3n and Iin/3n flows through the sec-
ondary in phase A, B and C respectively. The voltage across Cp2 is clamped
at Vo while voltage across Cp3 becomes zero at the end of the interval. Also,
the rectifier diode Db4 gets forward biased. Final values: iLs2 (t10) = iS2
(t10) = Iin, vCp3 (t10) = 0, vCp2 (t10) = Vo; vCp1 (t10) = -Vo, ia (t10) = ic
(t10) = -Iin/3n and ib (t10) = 2Iin/3n. The duration of this interval is given
as





This Section illustrates the design of the proposed impulse commutated
converter with a design example. The converter specifications chosen for
the design are given in Table 6.1.
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Table 6.1: Specifications of the proposed converter.
Parameters Values
Input voltage Vin 42 to 48 V
Output voltage Vo 380 V
Output power Po 1 kW
Switching frequency band fs 75 to 87 kHz
Fig. 6.4: Variation of the converter gain with normalized frequency fn for
different turns ratio n.
6.3.1 DC voltage gain
The approximate and simplified expression for the DC voltage gain of the









The variations in the converter′s gain with turns ratio is shown in Fig.
6.4. The band of operating frequency widens with increase in the turns
ratio of the transformer for the same value of gain, load and source voltage
conditions.
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6.3.2 Voltage and current ratings
The voltage stress across the semiconductor devices and the parallel capac-
itors are as follows:
VS1 ∼ VS3 = Vo
n
(6.21)
VDb1 ∼ VDb6 = Vo (6.22)
VCp1 ∼ VCp3 = Vo (6.23)
The approximate expressions for the rms current through the switches and
the series inductors is given as




+ (D − 2fn
3
) (6.24)
The rms current through the switches and hence, the series inductors for
Vin = 48 V and Vin = 42 V are 12.7 A and 14.2 A, respectively. The
average current through the rectifier diodes (Io/3) is 0.88 A.
6.3.3 Duty ratio
The minimum and the maximum value of duty ratio within which the
converter operates with ZCS is given by (6.25) and (6.26) respectively.
D is selected such that Dmin ≤ D ≤ Dmax for all operating conditions to
perpetuate ZCS for Vin = 42 V to 48 V and from full load to part load
conditions.
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6.3.4 Selection of turns ratio of the HF transformer
The transformer turns ratio determines the range of frequency variations
as evident from (6.20) and also determines the voltage appearing across the
primary switches as tabulated in Table 6.2. With lower value of turns ratio,
the device voltages are considerably high mandating the use of high voltage
devices with higher Rds,on. This escalates the conduction losses on the high
current side. On the other hand, higher value of turns ratio increases
the losses in the HF transformer. From Fig. 6.4, the frequency variations
required to operate the converter between 48 - 42 V also increases. Thereby,
higher switching losses in the converter cannot be avoided. As a trade-off
between the two scenarios, the turns ratio was chosen to be 3.
6.3.5 HF transformer design
Three single-phase HF transformer are connected in star-star configuration
in this topology. Not all the three-phase transformers are utilized in one-
third of the HF cycle as in [185]. The topology behaves similar to flyback
converters storing energy in the magnetizing inductors. As mentioned in
the steady-state analysis, the magnetizing inductances reflected to the pri-
mary carry a current of Iin/3 and this dc shifted current calls for the use
of air gap to prevent the saturation of the transformer core. However, a
sufficiently high value of magnetizing inductance is also needed, to mini-
mize the magnetizing current ripple, that contributes to the core loss of the
Table 6.2: Variation in circuit parameters with turns ratio
Turns, n Switch voltage (V) frequency fs (kHz)
2 190 75 - 80
3 126.7 75 - 87
4 95 75 - 120.5
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transformer. This poses a challenge in the converter design. As a result,
cores with larger cross sectional area are needed for transformer design to
prevent core saturation. Also, such larger cores can accommodate large
number of turns required to get the sufficiently high Lm with the air gap.
6.3.6 ZCS condition for the primary switches
The stored energy in the parallel capacitors ensure ZCS of the primary
switches under all operating conditions. Thereby, it is necessary to ensure
that sufficient energy is stored in them to allow anti-parallel body-diode
conduction without considerably increasing the circulating current. This
imposes a constraint on the characteristic impedance at resonance and the





Where Vin,min is the minimum source voltage. Zr is selected such that
ZCS is perpetuated for source voltage variations from 48 V down to 42 V
and load variations whilst maintaining the circulating currents as low as
possible.
6.3.7 Selection of Zr
The selection of Zr and the plots exhibiting the ZCS region for Vin = 48 V
and 42 V are the same as in Chapter 4. Tzcs is therefore, 2.1 µs and 1.8 µs
for Vin = 48 V down to 42 V, respectively at rated power.
6.3.8 Resonant tank design
The design follows the same steps listed in Chapter 4. In this example, fr
and Zr are 0.228 MHz and 11 respectively for Vin = 48 V at full load at 75
kHz. Thereby the required values of L and C to perpetuate ZCS even at
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Vin = 42 V are 3.8 µH and 7 nF respectively.
6.3.9 Boost inductor design





Where, VLb = VS1 - VLm1 - Vin and T10 = Ts/3 - (T32 + T63 + T86 +
T109). The boost inductance was computed to be 132 µH for ∆i = 0.05 A.
6.3.10 Body-diode conduction time
The period the anti-parallel body-diode conducts ensuring ZCS is given
by (6.18). The body-diode conduction dominates at light loads as evident
from (6.18) as the ratio of Ip/Iin elevates with load devaluation.
6.4 Simulation Results
The theoretical design of the proposed converter was verified using PSIM
9.3.3 and the results obtained from simulation have been explained in this
Section. Fig. 6.5 and Fig. 6.6 highlights the results obtained for Vin = 42
V at 1 kW and Vin = 48 V at 200 W, respectively.
Fig. 6.5(a) depicts the current through the switches S1 and S3 and the
voltage across them phase-shifted by 240◦. Fig. 6.5(a) affirms the ZCS
operation of the primary switches by highlighting the anti-parallel body-
diode conduction. Moreover, the device voltage builds up to Vo/n (peak)
only after the body-diode conduction ceases eliminating the turn-off losses.
The transformer secondary currents phase-shifted by 120◦ and the voltage
across the diodes in the one leg i.e., Db1 and Db4 are shown in Fig. 6.5(b).
During the power transfer mode, i.e., when the secondary current say
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ia becomes positive, diode Db1 transfers the source power to the load. Db4
belonging to the same leg blocks the load voltage Vo. Similarly, the ZCS
operation of switch S1 with device voltage clamping and higher body-diode
conduction at light loads is observed in Fig. 6.6(a). The swing of the
parallel capacitor voltages from Vo to -Vo and the series inductor currents
identical to the switch currents are highlighted in Fig. 6.6(b).
(a)
(b)
Fig. 6.5: Simulation results obtained for Vin = 42 V, 1 kW at 87 kHz.
(a) Switch currents iS1 and iS3 and voltage across them vS1 and vS3 and (b)
secondary phase currents ia, ib and ic and voltage across the rectifier diodes
in a leg vDb1 and vDb4.
6.5 Experimental Results 178
(a)
(b)
Fig. 6.6: Simulation results for Vin = 48 V, 200 W at 75 kHz. (a) Volt-
age across switch S1 and current iS1 through it and (b) voltage across the
parallel capacitors vCp1, vCp2 and vCp3 and the series inductor currents iLs1,
iLs2 and iLs3.
6.5 Experimental Results
This Section provides details on the experimental results to assess the
converter′s performance. The proof-of-concept laboratory prototype shown
in Fig. 6.7 was tested. Details of the prototype rated at 1 kW are tabulated
in the Table 6.3.
The gating signals to the primary switches were generated using altera
cyclone IV DE0 Nano. Semikron driver SKHI61R was used for driving
the mosfets in the primary side. Fig. 6.8 depicts the experimental results
obtained for Vin = 48 V at 1 kW with the frequency of operation being
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Table 6.3: Parameters of the laboratory prototype
Components Parameters
Boost inductor Lb MS250090 core,
12 turns 52.2 µH
Primary switches S1 ∼ S3 IPP110N20N3, 200 V, 88A,
Rds,on = 10.7 mΩ
Parallel capacitors Cp1 ∼ Cp3 9 nF, 1 kV, ceramic capacitor
HF Transformers 3 cores of N97 material
ETD 59 geometry,N1 = 16,
N2 = 48, Leakage inductances
referred to the primary
Llk1 = 2.8 µH, Llk2 = 3 µH
and Llk3 = 3.1 µH
Output capacitors Co 100 µF, 400 V electrolytic and
2.2 µF, 400 V HF film capacitor
Rectifier diodes Db1 ∼ Db6 STTH30R04; 400 V; 30 A;
Vf = 0.97 V
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95 kHz. The input current Iin flows through the boost inductor with the
ripple frequency 3fs. Fig. 6.8(a) depicts the ZCS operation of the pri-
mary switching device. The body-diode of the switch takes over the switch
current thereby reducing the current through the switch to zero when the
gating signal to it is removed. This eliminates the turn-off losses as the
voltage across the switches shoot up to Vo/n (peak) when there is zero
current through the primary devices.
At any instant of time other than the commutation time period, only
one of the switches carry the input current Iin. The commutation occurs
when the gating signals of two switches overlap. During the device com-
mutation resonance sets in, transferring the current form the outgoing to
the incoming phase. The resonance shapes the switch current waveforms
sinusoidally as evident from Fig. 6.8(a).
The additional current required for the diode conduction is provided
by the external HF capacitors in the circuit. The commutation of S1 and
S2 takes place after 120
◦ and 240◦ after S3. Fig. 6.8(b) depicts the cur-
rents in the primary of the HF transformers. It is to be noted that the
required leakage inductance in the path has been incorporated within the
Fig. 6.7: Laboratory prototype of the proposed converter.
6.5 Experimental Results 181
transformer itself. The transformer primary currents are indistinguishable
from the switch currents and are phase-shifted from one another by 120◦.
The parallel capacitor voltages phase-shifted from one another by 120◦
with the magnitude equal to the load voltage Vo in both positive and
negative directions is shown in Fig. 6.8(a). The capacitor voltages remain
clamped during the period when only one switch is conducting. The magni-
tude of this voltage can be maintained at Vo under all operating conditions
by frequency modulation.
Finally, Fig. 6.8(d) depicts the secondary current ic through phase C
and the voltage across the rectifier diodes Db2 and Db5. It is evident that
when the phase C current becomes positive the rectifier diode Db5 gets
forward biased allowing power transfer to the load. The negative portion of
the secondary phase current is the transformer magnetizing current. The
transformer corresponding to phase C stores energy in the magnetizing
inductance thereby acting like a flyback transformer.
The ripple in the magnetizing current is to be kept as low as possible
as this decides the transformer core losses. This translates into higher
magnetizing inductance for reducing the core losses and thereby improving
the converter efficiency. The voltages across the rectifier diodes are free
from ringing as they are clamped to load voltage due to the capacitive
output filter Co. This eliminates the need for additional snubbers in the
secondary which is an advantage. Additionally, the rectifier diodes also
turn-off with zero current with a gradually decreasing current with smaller
slope. This eradicates reverse recovery and the associated losses.
The same has been illustrated for 1) Vin = 42 V at 1 kW and 2) Vin =
48 V at 200 W in Fig. 6.9 and 6.10 respectively. The experimental results
match closely with the steady-state operating waveforms in Fig. 6.3. No
discrepancies between them was observed. Further, the results elucidate the
ZCS operation of the semiconductor devices and device voltage clamping.
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(a)
(b)
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(c)
(d)
Fig. 6.8: Experimental results for Vin = 48 V, 1 kW at 95 kHz. (a) Gate
to source voltage vgs3, drain to source voltage vds3 and current iS3 through
switch S3, (b) transformer primary currents iLs1, iLs2 and iLs3, (c) voltage
across the parallel capacitors vCp1, vCp2 and vCp3 and (d) secondary current
ic in phase C and voltage vDb2 and vDb5 across the rectifier diodes Db2 and
Db5.
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(a)
(b)
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(c)
(d)
Fig. 6.9: Experimental results for Vin = 42 V, 1 kW at 112 kHz. (a) Gate
to source voltage vgs3, drain to source voltage vds3 and current iS3 through
switch S3, (b) transformer primary currents iLs1, iLs2 and iLs3, (c) voltage
across the parallel capacitors vCp1, vCp2 and vCp3 and (d) secondary current
ic in phase C and voltage vDb2 and vDb5 across the rectifier diodes Db2 and
Db5.
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(a)
(b)
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(c)
(d)
Fig. 6.10: Experimental results for Vin = 48 V, 200 W at 75 kHz. (a) Gate
to source voltage vgs3, drain to source voltage vds3 and current iS3 through
switch S3, (b) transformer primary currents iLs1, iLs2 and iLs3, (c) voltage
across the parallel capacitors vCp1, vCp2 and vCp3 and (d) secondary current
ic in phase C and voltage vDb2 and vDb5 across the rectifier diodes Db2 and
Db5.




















Fig. 6.11: Variation in the converter′s gain theoretically and practically.
● ● ● ●
● ● ●
◆ ◆ ◆ ◆ ◆ ◆ ◆
fs = 112 kHz
fs = 95 kHz
















Loss in rectifier diodes
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Fig. 6.13: Loss distribution in the converter for Vin = 48 V at full load.
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Frequency modulation ensures load voltage regulation and ZCS with
NVC under all operating conditions. From Fig. 6.11, the deviation in fre-
quency from the theoretical value can be estimated as 26.6% and 28.7% for
Vin = 48 V and 42 V at full load. To ensure ZCS with frequency deviations,
L and C used experimentally were 3.3 µH and 9.4 nF, respectively. Finally,
the variation in the DC voltage gain with load is shown in Fig. 6.12. This
characteristic curve of the converter affirms the need for frequency varia-
tion to regulate the output voltage with load and input voltage variations.
The range of frequency with variation in input voltage from 48 V down to
42 V is 95 - 112 kHz at full load conditions. While with load change the
range becomes 75 - 95 kHz for Vin = 48 V and 90 - 112 kHz for Vin = 42
V. Maximum efficiency obtained was 92% at Vin = 48 V at full load.
The loss distribution for Vin = 48 V at full load condition is shown
in Fig. 6.13. The HF transformers contribute to 49.26% of the losses as
can be seen in the Fig. 6.13. This accounts for approximately 40 Watts.
Practically, Lm obtained using ETD-59 was low (290 µH) and this escalated
the flux swing, leading to higher core losses at rated conditions. Due to the
large flux swing, the core losses of the transformer still remain sufficiently
high even at light loads with slight variations in frequency. This depreciates
the part load efficiency drastically. Further larger cores can be used to
accommodate larger number of turns to increase Lm. In such cases higher
Lm is obtained at the cost of increasing the converter
′s volume. The solution
is to use a single three-phase transformer which will utilize the magnetic
core effectively and depreciate the volume of the magnetics in the converter.
A generalized comparison and comparison of parameters of the all the three-
phase impulse commutated topolgies discussed so far are given in Table 6.4
and 6.5, respectively.















































































































































































































































































































































































































































































































































































































































































































































































An impulse commutated three-phase current-fed single-inductor converter
has been investigated in this Chapter. Impulse commutation successfully
eliminates the turn-off voltage spike in the conventional topology, permit-
ting the use of low voltage devices with low Rds,on. This significantly re-
duces the conduction losses on the high current side. By incorporating
only additional HF capacitors, load and source adaptive ZCS is plausible
through variable frequency modulation. Attributes such as soft-switching,
low conduction losses, low peak and circulating currents, reduced filtering
requirements etc. enhance the power conversion efficiency substantially.
Use of low voltage devices and reduction in circuit magnetics owing to the
three-phase architecture facilitates cost savings.
Comprehensive steady-state analysis of the converter has been per-
formed to formulate the converter design equations. A proof-of-concept
laboratory prototype has been built, and tested to verify the established de-
sign. The experimental results highlighted in the Chapter, clearly demon-
strate the claims of ZCS and device voltage clamping, voltage regulation
etc with varying load and source voltage.
Chapter 7
Conclusions and Future Work
This chapter concludes the thesis and briefly summarizes the research con-
ducted and completed. Section 7.1 summarizes the Chapters of the thesis.
The contributions of the thesis and recommendations for future work are
highlighted in Section 7.2 and 7.3, respectively.
7.1 Summary and Conclusions
The concept of microgrid is now celebrated with the increasing penetra-
tion of non-conventional energy sources such as PVs, fuel cells, etc. In
a microgrid system, power converters are essential to interface alternative
energy sources and storage to the dc bus or the grid and should match the
profiles of two ports as well as accommodate their variability and intermit-
tency. The selection of power converter topology is vital to achieve high
performance attributes based on the source and load profile.
Current-fed converters owing to their innate voltage gain nature, short-
circuit protection, low input current ripple etc. are inherently qualified for
such interfacing applications. Historically, they suffer from device voltage
overshoot at turn-off. Also, soft-switching in these converters permits high
frequency operation leading to compact and lightweight converters. Both
soft-switching and device voltage clamping should be achieved under all
operating conditions without increasing the circuit complexity and compro-
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mising on the converter′s performance. Current-fed converters with active-
clamp operate with ZVS and were seen as plausible solutions. However,
the auxiliary clamp circuit increases the circuit complexity and reduces the
boost capacity and efficiency. Therefore, there is a need to introduce new
class of unidirectional converters that address all the aforementioned issues.
This is the main motivation behind this thesis.
The thesis identified and introduced the class of current-fed converters
named as impulse commutated current-fed converters. The concept is first
applied to single-phase isolated topology and then extended to non-isolated
and various three-phase topologies.
In Chapter 2, the concept of impulse commutation that utilizes the cir-
cuit parasitics to achieve NVC and ZCS has been introduced. It is first
developed and implemented for an isolated push-pull topology. The anal-
ysis and design of impulse commutated single-phase current-fed isolated
push-pull converter has been studied elaborately. Impulse commutation
achieves ZCS and NVC with load current and source voltage variations.
Additional HF capacitors in the transformer′s secondary provide the circu-
lating current required for soft-switching. Frequency modulation ensures
load voltage regulation. It is established that the proposed impulse com-
mutated topology can seamlessly interface variable low voltage dc sources
such as PVs and fuel cells to a dc grid while retaining merits of ZCS and
NVC.
In Chapter 3, the suitability of impulse commutated converters for front-
end applications has been accessed. An impulse commutated current-fed
front-end converter based inverter has been studied and analyzed. The
impulse commutated front-end converter operates with ZCS, NVC and of-
fers voltage gain required for inversion and maintains a stiff dc link. The
dual-stage inverter circuit operates with high efficiency and low THD. The
inverter operation has been verified using an experimental prototype rated
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at 500 W.
The idea of impulse commutation has then been extended to current-fed
three-phase circuits namely current-sharing, modular and single inductor
push-pull topologies. In Chapter 4, an impulse commutated current shar-
ing three-phase current-fed three-inductor topology has been proposed for
high power applications. The three-phase design with 3fs ripple frequency,
has reduced input and output filtering requirements. The merits of im-
pulse commutation i.e., load and source voltage adaptive ZCS and NVC
are retained. Steady-state analysis and design have been presented.
In chapter 5, an impulse commutated three-phase modular current-fed
converter has been presented. The modularity in the circuit simplifies
the design and promises high reliability and efficient power conversion for
high power applications. Modularity allows easy interleaving and scaling
the power with high power density. Impulse commutation on the modu-
lar topology achieves ZCS, load voltage regulation etc. through variable
frequency modulation. Steady-state analysis and converter design for the
modular topology have been reported.
In chapter 6, an impulse commutated three-phase single-inductor current-
fed push-pull converter has been presented for medium power applications.
Merits of the proposed converter include: high density, high reliability,
ZCS operation, NVC, efficient power conversion with reduced magnetics.
Steady-state operation, analysis, and design has been presented.
7.2 Summary of thesis contributions
The contributions of the thesis presented in Section 1.4 has been summa-
rized in this Section. The primary objective of the thesis is to implement
all possible impulse commutated current-fed converters for low voltage high
current applications. This class of converters are free from the historical
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limitation of turn-off device voltage overshoots. The major contribution of
the thesis are highlighted below.
1. Analysis, design and implementation of impulse commutation for
single-phase isolated current-fed push-pull topology.
2. Analysis, design and implementation of impulse commutated non-
isolated current-fed dual-stage inverter.
3. Analysis, design and implementation of impulse commutated three-
phase current-fed three inductor current sharing topology.
4. Analysis, design and implementation of modular three-phase current-
fed topology.
5. Analysis, design and implementation of impulse commutated three-
phase single-inductor current-fed push-pull converter.
7.3 Scope for Future Work
Based on the research performed, the recommendations for future work has
been listed in this Section.
1. Small signal analysis and closed loop control: The output of
fuel cells vary significantly based on fuel inflow and temperature con-
ditions. PV output is greatly dependent on the temperature and solar
irradiance. These factor alter the converter′s power output. In such
a scenario, closed loop control is essential to regulate the dc voltage
and minimize the voltage drift. Hence, detailed small signal analysis
leading to converter transfer function has to be formulated to design
the appropriate closed loop control.
2. Optimization of circuit parameters: The converter analysis and
design has been illustrated assuming ideal circuit conditions. Thereby,
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deviations in theoretical and practical circuit parameters were ob-
served, mandating tuning of the resonant tank practically. The ob-
vious solution to the issue is to include the circuit parasitics in the
converter analysis and design. Based on the modified design, the
circuit parameters such as turns ratio n, L and C constituting the
resonant tank etc. have to be optimized for the given specifications
to retain the merits of ZCS, NVC and high efficiency at all operating
conditions.
3. Experimentation with integrated power modules: In Chapter
5, use of IPEM with dedicated gate drivers has been recommended to
facilitate easy and reliable converter design. It offers high power den-
sity and easy interleaving. Experimentation with such power modules
should be reported addressing the challenges involved and highlight-
ing the benefits of such integration.
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